RocketBoards- Home
- Documentation
- Community
- Projects
- Boards
- Agilex 5 SoC
- Agilex 7 SoC
- Arria 10 SoC
- Nallatech 385A - Arria 10 FPGA Network Accelerator Card
- Nallatech 385A-SoC Accelerator Card with Arria 10 FPGA
- ALARIC Instant DevKit ARRIA 10 SoC FMC IDK by REFLEX CES
- Altera Arria 10 SoC Virtual Platform
- Altera Arria 10 SoC Board
- Nallatech 510T compute acceleration card with Intel Arria 10 FPGA
- REFLEX CES Achilles Arria 10 SoC SOM
- Terasic Arria10 SoC Board : HAN Pilot Platform
- Arria V SoC
- Cyclone V SoC
- Altera Cyclone V SoC Board
- Arrow SoCKit User Manual - July 2017 Edition
- Arrow SoCKit User Manual - November 2019 Edition
- Arrow SoCKit Evaluation Board
- Atlas-SoC Development Platform
- Critical Link MitySOM-5CSx Development Kit
- Cyclone V Ethernet driver problems
- DE10-Nano Development Board
- Terasic DE10-Standard Development Kit
- Devboards DBM-SoC1 module
- Devboards DBM-SoC2 module
- EBV SoCrates Evaluation Board
- Enclustra Mercury SA1 SoC Module
- Enterpoint Drigmorn 5
- Enterpoint Larg 2
- Altera Cyclone V SoC Development Platform
- Mpression Helio SoC Evaluation Kit by Macnica
- Mpression Sodia Evaluation Board by Macnica
- ARIES Embedded - MCV System on Module
- Mpression Borax SOM Module and Development Kit by Macnica
- Enterpoint Mulldonoch 3
- Networked Pro-Audio FPGA SoC Development Kit by Coveloz
- NOVPEK™CVLite
- NOVSOM®CV
- NOVSOM®CVLite
- NovTech IoT Octopus™
- NovTech NetLeap™
- Enterpoint Raggedstone 4
- Solectrix SMARC compliant System-on-Module
- Terasic DE1-SoC Development and Education Board
- Stratix 10 SoC
- Find a Board
- News
Projects
Similar topics
-
Multi-channel PWM Design using Macnica Helio.
This design demonstrates how to utilize the Macnica Helio SoC board to add multi channel PWM (pluse width modulation) device.
-
Demonstration of an image clarification technology on Sodia board
This is a sample implementation of our image clarification technology on Sodia board
-
Android for DE1-SoC Board
Android 4.3 image for DE1 SoC. Includes app that interfaces with FPGA to toggle LEDs.
-
Video Demonstration for Human Recognition
Detection of humans in input videos and drawing of rectangular frames from detected points on humans.
-
Cyclone V RGMII Example Design
This design demonstrates how you can route the HPS EMAC into the FPGA in order to use FPGA I/O for the interface. Although the HPS EMAC supports RGMII, you can route the EMAC to the FPGA in order to re use the HPS I/O for other peripherals. When the EMAC is routed into the FPGA it is exposed as a MII/GMII interface so this design also adapts the exposed interface to RGMII before it is connected to FPGA I/O
Recent Changes
-
Multiprocessor Nios V/m system: creating your first GeMRTOS application
Quick Start Guide on how to create a multiprocessor system with Nios V processor and GeMRTOS support -
Intel® Agilex® 7 I-Series Transceiver-SoC Development Kit (4x F-Tile) System Example Design With IEEE1588 PTP (25GE/10GE 2-Port)
-
Setting up and Using Bridges on Agilex 7 SoC
-
Agilex 7 SoC With eMMC Storage On HPS
-
Stratix 10 SoC with eMMC Storage on HPS
Table of Contents
Demonstration of Haze Reduction image processing H/W IP on SoC FPGA
Demonstration of Haze Reduction image processing H/W IP on SoC FPGA
27 June 2015 - 01:46
|
Version 62
|
Chris Martin
| Demo | CV SoC, Cyclone V, Cyclone V SoC, DVI, Demo, Helio
| Board: | MacnicaHelioSoCEvaluationKit |
|---|---|
| Tools Version: | 13.1 |
| State: | running |
| Members: | NSWipDesign, YuSaito |
| Homepage: | http://www.nsw.co.jp/solution/lsi-e/english/hazereduction/e_FPGA.html |
Video
403 Forbidden
Haze Reduction Hardware IP
Haze Reduction is IP module that reduces to damp haze or fog in images; it can improve the visibility and readability by digital image processing. High-Speed frame rate video is processed enhancement in real time by hardware implementation.We implement the algorithm of image sharpening to the hardware, and it makes the input full hi-vision, even bigger size image sharp. How much size it can be processed is depended on the implementation size of line buffer and the operation speed of the hardware. For example, it’s able to show you the processed image of full frame rate with Full hi-vision size at FPGA implementation. All processing functions of Haze Reduction IP are implemented into hardware, but it needs input and output video stream interface and setting parameters. Therefore it will be possible to configure fully hardware, but the embedded processor control parameters will be more flexible and useful.
System configuration
Haze Reduction IP processes video signal in real time. This IP is not only used for the dedicated hardware equipment, but also is used as configured processing module in video processing system. The video processing systems usually incorporate embedded microprocessor and video DSP with specific function based processing hardware modules. In this demonstration system is using ALTERA Cyclone V SoC FPGA device. The System is running Linux and controlling video stream data between input port, main memory and output port. And the application is handling processing parameters of Haze Reduction. Haze Reduction IP built in FPGA part with other IO interface and bus bridge modules. See below the block diagram.The demo system performance target
| Specification | Value |
| Video Size | 1024(H) x 768(V) Note:Haze Reduction IP supports Full HD |
| Frame rate | 60 frame per second (Real time processing speed) |
| Color format | RGB, 24bit per pixel |
Demonstration
Connections
Block diagram
Haze Reduction IP is implemented into Helio sample design.
Development environment
| FPGA Tool | Quartus II : Version 13.1 Update 4 Nios II : Version 13.1 Update 4 |
| Hardware | Macnica Cyclone V SoC Starter Kit (Helio) (FPGA : 5CSXFC6C6U23ES) Bitec HSMC DVI Daughter Board |
| Software (OS) | Linux for Helio board |
© 1999-2024 RocketBoards.org by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
This website is using cookies. More info.
That's Fine