RocketBoards- Home
- Documentation
- Community
- Projects
- Boards
- Agilex 5 SoC
- Agilex 7 SoC
- Arria 10 SoC
- Nallatech 385A - Arria 10 FPGA Network Accelerator Card
- Nallatech 385A-SoC Accelerator Card with Arria 10 FPGA
- ALARIC Instant DevKit ARRIA 10 SoC FMC IDK by REFLEX CES
- Altera Arria 10 SoC Virtual Platform
- Altera Arria 10 SoC Board
- Nallatech 510T compute acceleration card with Intel Arria 10 FPGA
- REFLEX CES Achilles Arria 10 SoC SOM
- Terasic Arria10 SoC Board : HAN Pilot Platform
- Arria V SoC
- Cyclone V SoC
- Altera Cyclone V SoC Board
- Arrow SoCKit User Manual - July 2017 Edition
- Arrow SoCKit User Manual - November 2019 Edition
- Arrow SoCKit Evaluation Board
- Atlas-SoC Development Platform
- Critical Link MitySOM-5CSx Development Kit
- Cyclone V Ethernet driver problems
- DE10-Nano Development Board
- Terasic DE10-Standard Development Kit
- Devboards DBM-SoC1 module
- Devboards DBM-SoC2 module
- EBV SoCrates Evaluation Board
- Enclustra Mercury SA1 SoC Module
- Enterpoint Drigmorn 5
- Enterpoint Larg 2
- Altera Cyclone V SoC Development Platform
- Mpression Helio SoC Evaluation Kit by Macnica
- Mpression Sodia Evaluation Board by Macnica
- ARIES Embedded - MCV System on Module
- Mpression Borax SOM Module and Development Kit by Macnica
- Enterpoint Mulldonoch 3
- Networked Pro-Audio FPGA SoC Development Kit by Coveloz
- NOVPEK™CVLite
- NOVSOM®CV
- NOVSOM®CVLite
- NovTech IoT Octopus™
- NovTech NetLeap™
- Enterpoint Raggedstone 4
- Solectrix SMARC compliant System-on-Module
- Terasic DE1-SoC Development and Education Board
- Stratix 10 SoC
- Find a Board
- News
Projects
Similar topics
-
Arria V PCIe Root Port with MSI
An example which implements a PCIe root port on an Altera Arria V SoC development board
-
Datamover Design Example
Datamover example design sets to demonstrate design practices and software solutions to achieve high performance real time application with HPS ARM processor.
-
Cyclone V SEU Mitigation with auto-reconfiguration
An example which implements a SEU Mitigation on Arrow Cyclone V SOC development kit which will auto reconfigure the FPGA whenever a CRC is detected
-
Multi-channel PWM Design using Macnica Helio.
This design demonstrates how to utilize the Macnica Helio SoC board to add multi channel PWM (pluse width modulation) device.
-
PCIe Root Port
An example which implements a non MSI PCIe root port on an Altera SoC development board
Recent Changes
-
Intel® Agilex® 7 I-Series Transceiver-SoC Development Kit (4x F-Tile) System Example Design With IEEE1588 PTP (25GE/10GE 2-Port)
-
Stratix 10 SoC with eMMC Storage on HPS
-
Stratix 10 PCIe Root Port with MSI
Reference Design on Stratix 10 Development Kit demonstrating a Gen3x8 Capable Root Port -
Agilex 7 SoC With eMMC Storage On HPS
-
Stratix 10 HPS Remote System Update
HPS Driven Remote System Update Example for Stratix 10
Table of Contents
An example which implements a PCIe root port on an Altera Cyclone V SoC development board and a PCIe end point on a Cyclone V development board
An example which implements a PCIe root port on an Altera Cyclone V SoC development board and a PCIe end point on a Cyclone V development board
| Board: | AlteraSoCDevelopmentBoard |
|---|---|
| Tools Version: | 15.0 |
| State: | running |
| Members: | LFTAN |
Update(19 October 2015)
-
cv_soc_rp_full_design.tar.gz and cv_soc_rp_simple_design.tar.gz project updated from the Q13.1 to Q15.0.1.
-
Rootfs(update from yocto to angstrom).
-
The DTB updation and linux kernel update from socfpga-3.9.0 to socfpga-3.10-ltsi.
-
0001-Add-PCIe-RP-and-MSI-drivers.patch, hps_common_board_info.xml and pcie_rp_ed_5csxfc6_board_info.xml are updated.
-
preloader and the u-boot are regnerated on Q15.0.1.
- Hardware: Enhance data path from DMA transfer into SoC SDRAM. This enhancement bring up the throughput of PCIe DMA transfer into SDRAM to 700MB/s.
- Software: Enhance PCIe host driver to configure Retrain bit to retrain link to Gen2 speed if hardware support Gen2.
Overview
This document describes how to use Cyclone V SoC with PCIe Root Port design example release package. The FPGA design is based on the Golden System Reference Design(GSRD). Newly added modules include: PCIe RootPort(RP) IP, MSI-toGIC generator IP, MSGDMA and throughput measurement modules. The design demonstrates the Altera PCIe HIP Root Port ability to enumerate a Gen1x4 PCIe Endpoint and measure the link throughput. The Endpoint consists of an Intel® Gigabit CT Desktop Adapter or Cyclone V FPGA with PCIe HIP. This example design is provided as a starting point for PCIe system designs. It consists of both hardware designs and software packages.
Figure 1: Altera SoC RootPort to Endpoint connectivity through a PCIe Link.
GSRD
The hardware and software designs are based on the GSRD release. Keeping hardware and software design releases in sync is important to ensure compatibility and functionality. This example design is based on Cyclone V SoC GSRD, below are the links for information and kit installation. GSRD: http://www.rocketboards.org/foswiki/Documentation/GSRDHardware and Software Packages
Getting Started
This example design is based on Cyclone V SoC GSRD. Keeping hardware and software design releases in sync is important to ensure compatibility and functionality. The example design is built and tested with Quartus II 15.0.1. More information for Cyclone V SoC development kit: http://www.altera.com/products/devkits/altera/kit-cyclone-v-soc.html The following is a link to the "GSRD User Manual". http://www.rocketboards.org/foswiki/Documentation/GSRD- Step through "Prerequisites", "GHRD Overview" and "Getting Started Guide"
- Understand the "Development Flow Overview"
Release Contents
The PCIe RP example design sources and prebuilt binaries can be downloaded from https://releases.rocketboards.org/2015.10/pcie-ed| Folder | File | Desciption |
|---|---|---|
| bin | linux-socfpga-pcierp-15.0.1-cv-bin.tar.gz | Cyclone V binaries archive. All the prebuilt images needed for demo and building the SD Image. sd_card_image_cyclone5.bin is a 2GB SD card image tar file contains all the require components for demo, including Preloader, U-boot, rootfs, kernel image and device tree blob. |
| hw | cv_ep_ram_design.tar.gz | DMA End Point device |
| ^ | cv_soc_rp_full_design.tar.gz | This design contains an additional modular SGDMA in the Root Port design. This DMA machine connects directly from on chip memory to the PCIe Txs data path. This connection is used to perform PCIe throughput measurements. Logic usage is about 17,500 ALMs. |
| ^ | cv_soc_rp_simple_design.tar.gz | This design provides minimum logic usage by removing the Jtag Masters. Maximum burst count to PCIe Txs data path is 2. An Endpoint DMA is needed to initiate bulk data transfer. A DMA in the HPS can also be used to initiate transfers to the PCIe Endpoint. Logic usage is less than 7,300 ALMs. |
| src | ||
| ^ | 0001-Add-PCIe-RP-and-MSI-drivers.patch | Patch if building kernel with branch “socfpga-3.10-ltsi” |
| ^ | boot.script | U-boot script |
Hardware
Hardware require for this example design- Root Port: Cyclone V SoC Development Kit (5CSXFC6)
- Endpoint: Cyclone V FPGA Development Kit (5CGXFC7)
- Endpoint: Intel® Gigabit CT Desktop Adapter (Intel® 82574L Gigabit Ethernet Controller)
- 4GB microSDHC flash card
Software
Software required for this example design- sd_card_image_cyclone5.bin to be programmed into SD card
Setting up the example design platform
Hardware jumper, USB-Blaster, Serial terminal, etc should be set the same as GSRD, please refer to GSRD Getting Started Guide.Prepare SD card
The release package includes an sd_card_image_cyclone5.bin, which combined all the software require to boot and demo the example design. There are number of ways to program the SD card. For Windows, “Win32 Disk Imager” (http://sourceforge.net/projects/win32diskimager/) can be used. Follow the GSRD User Manual, untar sd_image.bin.tar.zip and program sd_card_image_cyclone5.bin into SD card.For Linux, dd utility is used.Demo: Setup board and boot
Once you have SD card ready, connect the platform as shown in figures below. Again, the base setup must follow GSRD Getting Started Guides.
|
Figure 2:Intel® Gigabit CT Desktop Adapter
Figure 3: Cyclone V FPGA Development Kit (5CGXFC7) as End Point device
Back to Top
Hardware Development Flow
Note: Unless the Qsys design is required to be modified, please use the prebuilt image in release package. The following steps are only required if modification to the Qsys design is needed. Altera Complete Design Suite (ACDS) flow is used for developing the hardware design of PCIe RootPort-EndPoint example, from Qsys generation to Quartus full compilation. However, some components, such as the Modular SGDMA and Interrupt Capture Module, are not currently available in the Qsys 15.0.1 Component Library. These components are included in this example design’s, IP folder. The example design package zip file, cv_soc_rp_full_design.tar.gz, consists of the following:- Qsys design files
- Quartus files
- RTL files (including PCIe IP patch)
- Qsys component library files
- RBF binary
Qsys Design and Generation
pcie_rp_ed_5csxfc6.qsys is the Qsys top level design file. The design consists of a HPS subsystem, PCIe HIP, Modular SGDMA subsystem, and some peripherals designed for PCIe RP example. The user is only required to perform Qsys generation for pcie_rp_ed_5csxfc6.qsys . Generated RTL will be contained in pcie_rp_ed_5csxfc6 folder.Quartus Compilation
With HPS SoC SDRAM Controller being enabled in this example design, two step compilation will be required in order to implement the SDRAM pin assignments. After opening the pcie_rp_ed.qpf, a simple Analysis & Synthesis run is required followed by running a TCL script for SDRAM pin assignments. The hps_sdram_p0_pin_assignments.tcl TCL script will be run. The following screen shows illustrate how to use QuartusII to select the TCL script to be run.
Figure 4: Location of Tcl Scripts option in Quartus II
Figure 5: Selecting the tcl script to run
Finally, a full compilation is required to generate a SOF binary. You may refer Cyclone V Hard IP for PCI Express User Guide for timing optimization.
Hardware Validation using System Console
This is an additional validation process for your design using Altera System Console. Before the software driver is developed, the accessibility of system peripherals can be validated via Altera System Console with a downloaded SOF into your actual FPGA hardware or development board. Altera System Console provides master access to the in-system peripherals through Avalon MM JTAG Master component in the designed system. In this PCIe RP example design, there are 3 Avalon MM JTAG Masters being instantiated. Each of them is targeting either FPGA2HPS port, Avalon peripherals in FPGA, or Modular SGDMA control for data transfer to/from PCIe HIP. After the Altera System Console is evoked, user is recommended to source for a pre-coded TCL file to setup the JTAG Masters for access control. In addition, this TCL file also provides some simple procedure to access the in-system peripherals. For example, access to the System ID, Avalon PIO, JTAG UART, on chip memory, Modular SGDMA setup, and PCIe HIP slave ports. Following figure shows step to source the pre-coded TCL file, script_pcie_ed.tcl. The script also displays three JTAG Masters are being discovered and enabled for control.
Figure 6: System Console: Sourcing script_pcie_ed.tcl
Reading System ID
Altera recommends including the System ID component for identifying the designed system. The TCL procedure of sysid_read will enquiry the system ID for the PCIe example design system from the actual hardware. Following figure shows the read back value of 0xacd51305 for this particular system.
Figure 7: Successful sysid_read command
On chip Memory Data Filling
Procedure “mem_init <start addr> <number of word>” provides a mechanism to fill up on chip memory content. Insert the procedure command at TCL Console will have your on chip memory filled up for the defined words of data.| % mem_init 0x20000000 8 written to address: 0x20000000 written to address: 0x20000004 written to address: 0x20000008 written to address: 0x2000000c written to address: 0x20000010 written to address: 0x20000014 written to address: 0x20000018 written to address: 0x2000001c Done writing 8 set of data words into On chip Memory
Start reading back for comparison readdata: 0x00000008, from addr: 0x20000000 readdata: 0x00000007, from addr: 0x20000004 readdata: 0x00000006, from addr: 0x20000008 readdata: 0x00000005, from addr: 0x2000000c readdata: 0x00000004, from addr: 0x20000010 readdata: 0x00000003, from addr: 0x20000014 readdata: 0x00000002, from addr: 0x20000018 readdata: 0x00000001, from addr: 0x2000001c Data mismatched: 0 |
Setup mSGDMA for Transfer
The Modular SGDMA needs some configuration before starting data transfer between source to destination location. The following procedures prepare mSGDMA by setting up its descriptors and starting the DMA.| % dma_sts readdata: 0x00000002, from addr: 0x4000 read existing DMA Status reg: 0x00000002
% dma_en_irq readdata: 0x00000000, from addr: 0x4004 read existing DMA Ctrl reg: 0x00000000 Ctrl reg value to be written: 0x00000010 written to address: 0x4004
% dma_setup 0x20000000 0x20001000 32 written to address: 0x4020 readdata: 0xdeaddead, from addr: 0x4020 read DMA Descriptor Read Addr: 0xdeaddead written to address: 0x4024 readdata: 0x00000000, from addr: 0x4024 read DMA Descriptor Write Addr: 0x00000000 written to address: 0x4028 readdata: 0x00000000, from addr: 0x4028 read DMA Descriptor Transfer Size: 0x00000000 readdata: 0x00000000, from addr: 0x402c read existing DMA Descriptor Ctrl field: 0x00000000 Ctrl reg value to be written: 0x00004000 written to address: 0x402c
% dma_go Only most significant byte of control field to be written SGDMA "Go"
% dma_sts readdata: 0x00000202, from addr: 0x4000 read existing DMA Status reg: 0x00000202 |
| % after_dma_compare 0x20000000 0x20001000 8 readdata: 0x00000008, from addr: 0x20000000 readdata: 0x00000007, from addr: 0x20000004 readdata: 0x00000006, from addr: 0x20000008 readdata: 0x00000005, from addr: 0x2000000c readdata: 0x00000004, from addr: 0x20000010 readdata: 0x00000003, from addr: 0x20000014 readdata: 0x00000002, from addr: 0x20000018 readdata: 0x00000001, from addr: 0x2000001c Done reading 8 set of data from Read Addr
Start read destination value for comparison readdata: 0x00000008, from addr: 0x20001000 readdata: 0x00000007, from addr: 0x20001004 readdata: 0x00000006, from addr: 0x20001008 readdata: 0x00000005, from addr: 0x2000100c readdata: 0x00000004, from addr: 0x20001010 readdata: 0x00000003, from addr: 0x20001014 readdata: 0x00000002, from addr: 0x20001018 readdata: 0x00000001, from addr: 0x2000101c Total word transferred: 8 Data mismatched: 0 Data matched : 8 |
Convert .sof to .rbf
Please refer to GSRD User Manual to convert FPGA image from .sof to .rbf. Back to TopSoftware Development Flow
The complete software flow is similar to GSRD flow, except to patch kernel and yocto before build binaries. This section describes the additional flow require to build binaries. Note: Unless Qsys design and/or Software are required to be modified, please use the prebuilt image in the release package. Steps below are required only if the Qsys design and/or Software modification is needed.
Figure 8: Overview Diagram
Environment setup based on GSRD
Please follow the setup document in the link below, as these steps are required before starting this section. http://rocketboards.org/foswiki/view/Documentation/AngstromOnSoCFPGA_1 Get Linux BSP of- Linux kernel
- u-boot
- The tool chain
- export CROSS_COMPILE=arm-linux-gnueabihf-
- export ARCH=arm
- PATH=<u-boot directory>/tools/:$PATH
Yocto build
This is a complete build using yocto recipes from the GSRD kit installation and patch that build with PCIe RP components. There is no need for step Individual components build if following steps Building components with yocto and Creating SD Image.Building components with yocto
http://rocketboards.org/foswiki/view/Documentation/AVGSRD150CompilingLinux
|
Creating SD Image
For more information about creating SD card, please refer GSRD User Manual - AV CV GSRD 15.0.1 User manual-Creating and Upating SD Card.
|
Individual components build
Note: Steps for quickly performing a component build for testing and debugging. Quickly building and debugging individual components is preferable in order to save time. Steps below allow components to be built individually.Building kernel from Rocketboards.org
$ git apply --check 001-Add-PCIe-RP-and-MSI-drivers.patch
|
Building Device Tree Blob
For more details about device tree generation, please refer to GSRD User Manual - Generating the Device Tree.
|
Building Host system driver and End point device driver
Both device drivers are built as Loadable Kernel Module (LKM), and load into Kernel at run time after system booted.|
|
Building Throughput Linux application
The application is compiled with ARM cross-compiler.
|
Kernel Configuration
Disable MSI
The following steps illustrate how to disable MSI.
|
Enable MSI
The following steps illustrate how to enable MSI.
|
PCI Related Linux Commands
Here is a list of PCI related Linux commands.
|
Using PCIe RP Simple Design
The prebuilt SD image is using full design by default. User needs to replace the *.rbf and *.dtb in the SD card.
|
Open Issues
When we encounter the "altera_hps2fpga_bridge fpgabridge.3: regmap for altr,rst-mgr lookup failed." we can open the dts files and add the syscon on the line of hps_0_rstmgr compatible = "altr,rst-mgr-15.0", "altr,rst-mgr","syscon","syscon";to fix the warning message. Back to TopReferences
- Cyclone V Hard IP for PCI Express User Guide
- GSRD User Manual
- Arria V PCIe Root Port with MSI Example Design
© 1999-2024 RocketBoards.org by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
This website is using cookies. More info.
That's Fine