RocketBoards- Home
- Documentation
- Community
- Projects
- Boards
- Agilex 5 SoC
- Agilex 7 SoC
- Arria 10 SoC
- Nallatech 385A - Arria 10 FPGA Network Accelerator Card
- Nallatech 385A-SoC Accelerator Card with Arria 10 FPGA
- ALARIC Instant DevKit ARRIA 10 SoC FMC IDK by REFLEX CES
- Altera Arria 10 SoC Virtual Platform
- Altera Arria 10 SoC Board
- Nallatech 510T compute acceleration card with Intel Arria 10 FPGA
- REFLEX CES Achilles Arria 10 SoC SOM
- Terasic Arria10 SoC Board : HAN Pilot Platform
- Arria V SoC
- Cyclone V SoC
- Altera Cyclone V SoC Board
- Arrow SoCKit User Manual - July 2017 Edition
- Arrow SoCKit User Manual - November 2019 Edition
- Arrow SoCKit Evaluation Board
- Atlas-SoC Development Platform
- Critical Link MitySOM-5CSx Development Kit
- Cyclone V Ethernet driver problems
- DE10-Nano Development Board
- Terasic DE10-Standard Development Kit
- Devboards DBM-SoC1 module
- Devboards DBM-SoC2 module
- EBV SoCrates Evaluation Board
- Enclustra Mercury SA1 SoC Module
- Enterpoint Drigmorn 5
- Enterpoint Larg 2
- Altera Cyclone V SoC Development Platform
- Mpression Helio SoC Evaluation Kit by Macnica
- Mpression Sodia Evaluation Board by Macnica
- ARIES Embedded - MCV System on Module
- Mpression Borax SOM Module and Development Kit by Macnica
- Enterpoint Mulldonoch 3
- Networked Pro-Audio FPGA SoC Development Kit by Coveloz
- NOVPEK™CVLite
- NOVSOM®CV
- NOVSOM®CVLite
- NovTech IoT Octopus™
- NovTech NetLeap™
- Enterpoint Raggedstone 4
- Solectrix SMARC compliant System-on-Module
- Terasic DE1-SoC Development and Education Board
- Stratix 10 SoC
- Find a Board
- News
Documentation
Similar topics
- Compiling the SGMII Hardware Design and Integrating U-boot FSBL
- Connecting to Board Web Server and SSH Client
- Booting Linux Using Prebuilt SD Card Image and JIC
- Compiling Linux Kernel and Linux Root Filesystem
-
Intel Stratix 10 SoC SGMII Reference Design Hardware Overview
Recent Changes
-
Building Bootloader for Agilex 5
Building latest bootloaders for Agilex 5 SoC Devices -
Docker Yocto Build
Using Docker to Build Yocto Recipes
-
GHRD for Agilex 5 FPGA E-Series 065B Premium Development Kit
Golden Hardware Reference Design for DK A5E065BB32AES1 -
Building Bootloader for Agilex 7
Building latest bootloaders for Agilex 7 SoC Devices -
Intel Agilex® 7 FPGA I-Series PCIe Root Port Reference Design
Demonstrates a PCIe root port running on Agilex 7 SoC Development Kit
Table of Contents
Introduction
The Intel Stratix 10 SoC SGMII reference design is an updated version of the existing Intel Stratix 10 SoC GSRD. The design exports two of the HPS EMAC interface to the FPGA fabric, in order to support Serial Gigabit Media Independent Interface (SGMII) using Marvell 88E1111 PHY located on the Intel Stratix 10 SoC Development Kit. This reference design consist of:- Intel Stratix 10 SoC Development Kit (ES Edition)
- SGMII Hardware Reference Design
- U-boot FSBL and SSBL
- Linux LTSI supporting three ethernet interfaces (two SGMII and one RGMII)
- Booting Linux Using Prebuilt SD Card Image and JIC
- Connecting to Board Web Server and SSH Client
- Compiling the Uboot FSBL and SSBL
- Creating the U-boot script
- Compiling Linux Kernel and Linux Root Filesystem
- Compiling the Hardware Design and Integrating U-boot FSBL
- Creating and Updating the SD Card
Intel Stratix 10 SoC SGMII Reference Design Overview
In the existing Intel Stratix 10 SoC GSRD, EMAC0 in the HPS is connected to the Ethernet PHY (KSZ9031RNX) located on the OOBE Daughter Card via RGMII. This reference design adds another two Ethernet interfaces by exporting HPS EMAC1 and EMAC2 interfaces to the FPGA fabric. The interfaces are then connected to the HPS EMAC to multirate PHY GMII Adapter IP, which is then sent to the Muti-rate Ethernet PHY IP. Finally the signals are routed to both 88E1111 PHY located on the Intel Stratix 10 SoC development kit via SGMII.
The HPS EMAC to Multirate PHY GMII Adapter IP supports 10/100/1000Mbps full duplex operation with dynamic switching. It does not support half duplex mode, IEEE1588 or any mode above 1G.
For more information regarding the hardware design, refer to Intel Stratix 10 SoC SGMII Reference Design Hardware Overview.
Release Notes, Release Contents and Release Tags
The latest release notes, contents and tags can be found here: Release Notes, Contents, Locations and Tags
© 1999-2024 RocketBoards.org by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
This website is using cookies. More info.
That's Fine