RocketBoards- Home
- Documentation
- Community
- Projects
- Boards
- Agilex 5 SoC
- Agilex 7 SoC
- Arria 10 SoC
- Nallatech 385A - Arria 10 FPGA Network Accelerator Card
- Nallatech 385A-SoC Accelerator Card with Arria 10 FPGA
- ALARIC Instant DevKit ARRIA 10 SoC FMC IDK by REFLEX CES
- Altera Arria 10 SoC Virtual Platform
- Altera Arria 10 SoC Board
- Nallatech 510T compute acceleration card with Intel Arria 10 FPGA
- REFLEX CES Achilles Arria 10 SoC SOM
- Terasic Arria10 SoC Board : HAN Pilot Platform
- Arria V SoC
- Cyclone V SoC
- Altera Cyclone V SoC Board
- Arrow SoCKit User Manual - July 2017 Edition
- Arrow SoCKit User Manual - November 2019 Edition
- Arrow SoCKit Evaluation Board
- Atlas-SoC Development Platform
- Critical Link MitySOM-5CSx Development Kit
- Cyclone V Ethernet driver problems
- DE10-Nano Development Board
- Terasic DE10-Standard Development Kit
- Devboards DBM-SoC1 module
- Devboards DBM-SoC2 module
- EBV SoCrates Evaluation Board
- Enclustra Mercury SA1 SoC Module
- Enterpoint Drigmorn 5
- Enterpoint Larg 2
- Altera Cyclone V SoC Development Platform
- Mpression Helio SoC Evaluation Kit by Macnica
- Mpression Sodia Evaluation Board by Macnica
- ARIES Embedded - MCV System on Module
- Mpression Borax SOM Module and Development Kit by Macnica
- Enterpoint Mulldonoch 3
- Networked Pro-Audio FPGA SoC Development Kit by Coveloz
- NOVPEK™CVLite
- NOVSOM®CV
- NOVSOM®CVLite
- NovTech IoT Octopus™
- NovTech NetLeap™
- Enterpoint Raggedstone 4
- Solectrix SMARC compliant System-on-Module
- Terasic DE1-SoC Development and Education Board
- Stratix 10 SoC
- Find a Board
- News
Documentation
Similar topics
-
A10 U-Boot: Early I/O Release
- A10 U-Boot: Enable Checksum for SDMMC FPGA Image
-
A10 17.1 FPGA Boot
-
HOWTO Create a Device Tree
Advice on how to create a device tree for SoC FPGA linux environments.
-
HOWTO Create a Devicetree for Arria 10 SoC
Advice on how to create a devicetree for SoC FPGA linux environments.
Recent Changes
-
Arria 10 SoC GSRD
Arria 10 SoC Golden System Reference Design - Intel FPGA HPS Embedded Software Release Notes
-
Building Bootloader for Stratix10
Building latest bootloaders for Stratix 10 SoC Devices -
Building Bootloader for Agilex 7
Building latest bootloaders for Agilex 7 SoC Devices -
Stratix10 Configuring FPGA Fabric From Linux
Configuring FPGA fabric from Linux with device tree overlays
Table of Contents
Introduction
There is an EEPROM chip 24LC332A on Arria 10 development kit. This chip is used to store board related information including EMAC address. User has the option to get the EMAC address from locations below:- U-boot environment, which is stored in flashes.
- EEPROM.
- 0x16c – HPS EMAC 0 address.
- 0x174 – HPS EMAC 1 address.
- /uboot-socfpga/include/configs/socfpga_arria10.h
- /uboot-socfpga/board/altera/socfpga_arria10/socfpga_common.c
Feature Configuration in U-Boot
a. EMAC is retrieved from u-boot environment. Environment data that saved in flashes using command below in U-boot console.
# setenv ethaddr 02:11:22:33:44:55
# saveenv
After this is done, U-boot will set the ethaddr value every time it boots up. This information will be passed to kernel.
b. EMAC is retrieved from EEPROM. U-boot will do the checking whether ethaddr environment variable is available upon boot up. U-boot will retrieve the EMAC address from EEPROM and assign to ethaddr environment if ethaddr environment is not set yet. At the same time, user can invoke it manually using command below in U-boot console.
# go $setenv_ethaddr_eeprom
U-boot will retrieve the EMAC address from EEPROM and set the ethaddr environment. This information will be passed to kernel.
c. Additional commands for reading and writing EMAC to EEPROM from U-boot console. Reading from EEPROM
# i2c md 0x51 0x174.2 6
# 0x174: 55 44 33 22 11 02 UD3”
Writing to EEPROM, there are two commands available as shown below:
1st method (using i2c mm command):
# i2c mm 0x51 0x174.2
# 00000174: 55 ? 55
# 00000175: 44 ? 44
# 00000176: 33 ? 33
# 00000177: 22 ? 22
# 00000178: 11 ? 11
# 00000179: 02 ? 02
2nd method (using i2c mw command):
# i2c mw 0x51 0x16c.2 55
# i2c mw 0x51 0x16d.2 44
# i2c mw 0x51 0x16e.2 33
# i2c mw 0x51 0x16f.2 22
# i2c mw 0x51 0x170.2 11
# i2c mw 0x51 0x171.2 02
# i2c md 0x51 0x16c.2 6
© 1999-2024 RocketBoards.org by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
This website is using cookies. More info.
That's Fine