RocketBoards- Home
- Documentation
- Community
- Projects
- Boards
- Agilex 5 SoC
- Agilex 7 SoC
- Arria 10 SoC
- Nallatech 385A - Arria 10 FPGA Network Accelerator Card
- Nallatech 385A-SoC Accelerator Card with Arria 10 FPGA
- ALARIC Instant DevKit ARRIA 10 SoC FMC IDK by REFLEX CES
- Altera Arria 10 SoC Virtual Platform
- Altera Arria 10 SoC Board
- Nallatech 510T compute acceleration card with Intel Arria 10 FPGA
- REFLEX CES Achilles Arria 10 SoC SOM
- Terasic Arria10 SoC Board : HAN Pilot Platform
- Arria V SoC
- Cyclone V SoC
- Altera Cyclone V SoC Board
- Arrow SoCKit User Manual - July 2017 Edition
- Arrow SoCKit User Manual - November 2019 Edition
- Arrow SoCKit Evaluation Board
- Atlas-SoC Development Platform
- Critical Link MitySOM-5CSx Development Kit
- Cyclone V Ethernet driver problems
- DE10-Nano Development Board
- Terasic DE10-Standard Development Kit
- Devboards DBM-SoC1 module
- Devboards DBM-SoC2 module
- EBV SoCrates Evaluation Board
- Enclustra Mercury SA1 SoC Module
- Enterpoint Drigmorn 5
- Enterpoint Larg 2
- Altera Cyclone V SoC Development Platform
- Mpression Helio SoC Evaluation Kit by Macnica
- Mpression Sodia Evaluation Board by Macnica
- ARIES Embedded - MCV System on Module
- Mpression Borax SOM Module and Development Kit by Macnica
- Enterpoint Mulldonoch 3
- Networked Pro-Audio FPGA SoC Development Kit by Coveloz
- NOVPEK™CVLite
- NOVSOM®CV
- NOVSOM®CVLite
- NovTech IoT Octopus™
- NovTech NetLeap™
- Enterpoint Raggedstone 4
- Solectrix SMARC compliant System-on-Module
- Terasic DE1-SoC Development and Education Board
- Stratix 10 SoC
- Find a Board
- News
Projects
Similar topics
-
Hands on SoC Demo
Step by Step Linux Demo on the Atlas SoC Kit
-
Android for DE1-SoC Board
Android 4.3 image for DE1 SoC. Includes app that interfaces with FPGA to toggle LEDs.
-
Apollo Island OpenCL Machine Vision
Cyclone V GT with Intel Atom processor board
- OpenCL Mandelbrot Demo on Atlas-SoC
-
OpenCL Mandelbrot Demo on Sodia
This is a design example using Sodia board by Apollo Giken(Altera DSN partner in Yokohama,Japan).
Recent Changes
-
Multiprocessor Nios V/m system: creating your first GeMRTOS application
Quick Start Guide on how to create a multiprocessor system with Nios V processor and GeMRTOS support -
Intel® Agilex® 7 I-Series Transceiver-SoC Development Kit (4x F-Tile) System Example Design With IEEE1588 PTP (25GE/10GE 2-Port)
-
Setting up and Using Bridges on Agilex 7 SoC
-
Agilex 7 SoC With eMMC Storage On HPS
-
Stratix 10 SoC with eMMC Storage on HPS
Table of Contents
This demonstration shows how to implement the painter demonstration on 2.4" LCD with Atlas-SoC development board
This demonstration shows how to implement the painter demonstration on 2.4" LCD with Atlas-SoC development board
28 September 2016 - 06:47
|
Version 14
|
Michael Daum
| Demo, Example Design, Reference Design | Atlas-SOC
| Board: | AtlasSoCDevelopmentPlatform |
|---|---|
| State: | closed |
| Members: | JohnnyFan |
- Atlas-SoC development board
- LT24 LCD touch module
Description
Figure 1 shows the Graphical User Interface (GUI) of Painter demo. The GUI is composed by three sections: Painting Area, Clear Button, and Color Palette. Users can select a color from the color palette and start drawing in the paint area. Click the “Clear” button to clear the painting area. Error: (3) can't find figure1.jpg?t=1450756476 in Projects Figure 1 GUI of Painter demo
Figure 2 displays the painting on the canvas area.
Figure 2 Painting demo running on LT24 with Atlas-SoC development board
System Description
Figure 3 shows the system block diagram of Painter demonstration. Terasic custom Qsys component - LT24 LCD controller is used to display 240(H) x 320(V) image. Its source code is located in the “/ip/LT24_Controller” folder of Painter demo project. Qsys built-in SPI controller is used to communicate with the AD7843 ADC via SPI interface to retrieve data from the touch screen. The Nios II program handles touch event and image display. It is stored in either on-chip memory or external memory. The LCD module should be initialized before sending image data to the LCD for image display.
LT24 LCD Controller
The LT24 LCD controller is a custom Qsys component developed by Teraisc. Its source code is located in the “/ip/LT24_Controller” folder of Painter demo project. Table 1 shows the register definition of LT24 LCD controller. The controller base address is defined as LT24_BASE in the Nios II program. The function of writing a control command to the LCD driver is IOWR(LT24_ BASE, 0x00, CommandValue). The function of writing data to the LCD driver is IOWR(LT24_BASE, 0x01, DataValue). Table 1 Register Definition and Offset for the Painter DemonstrationSetup Painter Demo on Atlas-SoC Board
Hardware Setup
Figure 4 shows the demo setup of LT24 with Atlas-SoC development board. The LT24 should be installed on the GPIO expansion header of Atlas-SoC development board.
Figure 4 Hardware setup of LT24 with Atlas-SoC development board
Execute Demonstration
Please follow the procedures below to setup the demonstration: 1. Makesure the Atlas-SoC development board is power off. 2. Mount the LT24 onto the 2x20 GPIO 0 expansion header of Atlas-SoC development board. 3. Connect the USB-Blaster USB port of Atlas-SoC development board to the USB port of host PC with a USB cable. 4. Connect Power Adapter to the Atlas-SoC development board. 5. Both Quartus II and USB-Blaster II driver must be installed on the host PC. 6. Dowanload and unzip the file " Atlas-SoC_LT24_Painter.zip" to PC and execute test.bat" in "demo_batch" folder. 7. The Painter demo should be up and running on the LCD.Design Resource
For more information of LT24 daughter card, please refer to Terasic's product website : LT24 Card
© 1999-2024 RocketBoards.org by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
This website is using cookies. More info.
That's Fine