This is just a very small FPGA design to test the Terasic DE0 SOC board. The intention was to have a project to test the FPGA tool-chain and the programming setup (synthesis tools, usb-driver, cable connection).

See for more details.

Give us your feedback

© 1999-2017 by the contributing authors. All material on this collaboration platform is the property of the contributing authors. Privacy.