This is just a very small FPGA design to test the Terasic DE0 SOC board. The intention was to have a project to test the FPGA tool-chain and the programming setup (synthesis tools, usb-driver, cable connection).
See https://github.com/feddischson/de0_led_example for more details.