RocketBoards- Home
- Documentation
- Community
- Projects
- Boards
- Agilex 5 SoC
- Agilex 7 SoC
- Arria 10 SoC
- Nallatech 385A - Arria 10 FPGA Network Accelerator Card
- Nallatech 385A-SoC Accelerator Card with Arria 10 FPGA
- ALARIC Instant DevKit ARRIA 10 SoC FMC IDK by REFLEX CES
- Altera Arria 10 SoC Virtual Platform
- Altera Arria 10 SoC Board
- Nallatech 510T compute acceleration card with Intel Arria 10 FPGA
- REFLEX CES Achilles Arria 10 SoC SOM
- Terasic Arria10 SoC Board : HAN Pilot Platform
- Arria V SoC
- Cyclone V SoC
- Altera Cyclone V SoC Board
- Arrow SoCKit User Manual - July 2017 Edition
- Arrow SoCKit User Manual - November 2019 Edition
- Arrow SoCKit Evaluation Board
- Atlas-SoC Development Platform
- Critical Link MitySOM-5CSx Development Kit
- Cyclone V Ethernet driver problems
- DE10-Nano Development Board
- Terasic DE10-Standard Development Kit
- Devboards DBM-SoC1 module
- Devboards DBM-SoC2 module
- EBV SoCrates Evaluation Board
- Enclustra Mercury SA1 SoC Module
- Enterpoint Drigmorn 5
- Enterpoint Larg 2
- Altera Cyclone V SoC Development Platform
- Mpression Helio SoC Evaluation Kit by Macnica
- Mpression Sodia Evaluation Board by Macnica
- ARIES Embedded - MCV System on Module
- Mpression Borax SOM Module and Development Kit by Macnica
- Enterpoint Mulldonoch 3
- Networked Pro-Audio FPGA SoC Development Kit by Coveloz
- NOVPEK™CVLite
- NOVSOM®CV
- NOVSOM®CVLite
- NovTech IoT Octopus™
- NovTech NetLeap™
- Enterpoint Raggedstone 4
- Solectrix SMARC compliant System-on-Module
- Terasic DE1-SoC Development and Education Board
- Stratix 10 SoC
- Find a Board
- News
Projects
Similar topics
-
OpenCL Mandelbrot Demo on Sodia
This is a design example using Sodia board by Apollo Giken(Altera DSN partner in Yokohama,Japan).
-
Fog removable hardware IP “Haze Reduction” on Cyclone V SoC FPGA
Demonstration of Haze Reduction image processing H/W IP on SoC FPGA
-
Android for DE1-SoC Board
Android 4.3 image for DE1 SoC. Includes app that interfaces with FPGA to toggle LEDs.
- Sodia LVDS Panel & SDI Camera Demo
-
Audio Support with Xillinux for Cyclone V SoC
This project describes inclusion of audio support with xillinux for CYCLONE V SoC Kit. Xillinux is a graphical Linux distribution for the SoCKit board, intended as a platform for the development of mixed software / logic projects. The addition of this audio support enables the SoC kit for building any application that requires a sound card like Audio Video Player.
Recent Changes
-
Intel® Agilex® 7 I-Series Transceiver-SoC Development Kit (4x F-Tile) System Example Design With IEEE1588 PTP (25GE/10GE 2-Port)
-
Stratix 10 SoC with eMMC Storage on HPS
-
Stratix 10 PCIe Root Port with MSI
Reference Design on Stratix 10 Development Kit demonstrating a Gen3x8 Capable Root Port -
Agilex 7 SoC With eMMC Storage On HPS
-
Stratix 10 HPS Remote System Update
HPS Driven Remote System Update Example for Stratix 10
Table of Contents
This is a sample implementation of our image clarification technology on Sodia board
This is a sample implementation of our image clarification technology on Sodia board
27 July 2017 - 02:38
|
Version 15
|
zen_demo
| Demo | Cyclone V, Cyclone V SoC, Drone, Machine vision, Sodia, Surveillance
| Board: | MacnicaSodiaEvaluationBoard |
|---|---|
| State: | running |
| Homepage: | http://www.zenic.co.jp/products/fortevision/ |
Overview
This is a demonstration of Sodia board, which we implemented our image clarification IP into. On the following demo video, we connect PC as a source to the board via the DVI-D input and the DVI-D outputs are connected to two monitors. One monitor is displaying the original image of the sample scene and another one is displaying the clarified image completely simultaneously. This sample image video consists of three different type of ambiguous scenes, specifically, "Darkness", "Backlight" and "Fog". As you see, characteristic value of the image is very different, but the settings of image processing are perfectly fixed.
Video
Description
Our image clarification technology, which is implemented on Sodia board here, can make any unclear image visible. Features of this technology are as follows:
- Easy use
- It is unnecessary to adjust paramters or settings according to the characteristic of the scene.
- Real time processing
- No frame memory is needed, so frame latency is zero. And pipeline latency is also very low.
- Versatility
- This image clarification technology is designed for all kind of unclear scene, for example, fog, backlight, halation or darkness.
Applications
This imaging technology can be applied to various fields.
- Monitoring
- Crime prevention, Disaster prevention, Surveillance, Entry and exit management
- Broadcasting
- Drone(Helicopter shot), Weather camera, On‐the‐spot broadcasting
- Machine vision
- Inspection, Defect detection, Positioning, Counting
Block diagram
Specifications
| Item | Description |
|---|---|
| Signal format(input) | DVI-D(1ch.) |
| Signal format(output) | DVI-D(2ch.) |
| Resolution | 1920(H) x 1080(V) |
| Frame rate | 60fps |
| Dot clock | 148.5MHz |
| Used logic elements | 45,000 |
| Used block memory | 3.5Mbit |
| Used DSP | 80 |
© 1999-2024 RocketBoards.org by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
This website is using cookies. More info.
That's Fine