RocketBoards- Home
- Documentation
- Community
- Projects
- Boards
- Agilex 5 SoC
- Agilex 7 SoC
- Arria 10 SoC
- Nallatech 385A - Arria 10 FPGA Network Accelerator Card
- Nallatech 385A-SoC Accelerator Card with Arria 10 FPGA
- ALARIC Instant DevKit ARRIA 10 SoC FMC IDK by REFLEX CES
- Altera Arria 10 SoC Virtual Platform
- Altera Arria 10 SoC Board
- Nallatech 510T compute acceleration card with Intel Arria 10 FPGA
- REFLEX CES Achilles Arria 10 SoC SOM
- Terasic Arria10 SoC Board : HAN Pilot Platform
- Arria V SoC
- Cyclone V SoC
- Altera Cyclone V SoC Board
- Arrow SoCKit User Manual - July 2017 Edition
- Arrow SoCKit User Manual - November 2019 Edition
- Arrow SoCKit Evaluation Board
- Atlas-SoC Development Platform
- Critical Link MitySOM-5CSx Development Kit
- Cyclone V Ethernet driver problems
- DE10-Nano Development Board
- Terasic DE10-Standard Development Kit
- Devboards DBM-SoC1 module
- Devboards DBM-SoC2 module
- EBV SoCrates Evaluation Board
- Enclustra Mercury SA1 SoC Module
- Enterpoint Drigmorn 5
- Enterpoint Larg 2
- Altera Cyclone V SoC Development Platform
- Mpression Helio SoC Evaluation Kit by Macnica
- Mpression Sodia Evaluation Board by Macnica
- ARIES Embedded - MCV System on Module
- Mpression Borax SOM Module and Development Kit by Macnica
- Enterpoint Mulldonoch 3
- Networked Pro-Audio FPGA SoC Development Kit by Coveloz
- NOVPEK™CVLite
- NOVSOM®CV
- NOVSOM®CVLite
- NovTech IoT Octopus™
- NovTech NetLeap™
- Enterpoint Raggedstone 4
- Solectrix SMARC compliant System-on-Module
- Terasic DE1-SoC Development and Education Board
- Stratix 10 SoC
- Find a Board
- News
Projects
Similar topics
- AMP Project under Cyclone V SoC with eMMC Flash
-
Device Wide AMP
Heterogeneous Asymmetric Multiprocessing Reference Design based on OpenMCAPI and involving communication between Nios running uCOS II and ARM running Linux SMP
-
Multi-Core AMP Development Tools for Altera® Cyclone® V SOC
Using Poly Platform to deploy multicore application asymmetrically (AMP) on the Altera Cyclone® V FPGA SoC ARM® cores.
Recent Changes
-
Intel® Agilex® 7 I-Series Transceiver-SoC Development Kit (4x F-Tile) System Example Design With IEEE1588 PTP (25GE/10GE 2-Port)
-
Multiprocessor Nios V/m system: creating your first GeMRTOS application
Quick Start Guide on how to create a multiprocessor system with Nios V processor and GeMRTOS support -
Setting up and Using Bridges on Agilex 7 SoC
-
Agilex 7 SoC With eMMC Storage On HPS
-
Stratix 10 SoC with eMMC Storage on HPS
Table of Contents
| Board: | AlteraSoCDevelopmentBoard |
|---|---|
| State: | running |
| Members: | AlvinMa, QiHuang |
Introduction
This is an AMP demo bases on Sparrow which will running Linux on core0 and FreeRTOS on core1.The FreeRTOS download from https://www.freertos.org. You can running this demo on Cyclone V Development kit.System Overview
Sparrow was loaded after uboot, It's can divided memory space and release Core1. Then the linux can send interrupt to Core1,the Core 1 send response to Core0 and write status information to bm log. Core 0 can use UART to output these message.
Specification
- Implemented on PSG Cyclone V SoC Board.
- Modify layout.py to match project.(Memory Divide)
- Register IRQ in FreeRTOS
- Linux kernel use 4.1.22
Debug
You can debug sparrow and FreeRTOS on CV KIT - Debug sparrow on Core0 and execute to wakeup Core1
- Debug sparrow on Core1.
Result
use objcopy and mkimage convert axf file to bin file.- objcopy.exe -O binary core1_application.axf core1_application.raw
- mkimage.exe -A arm -T kernel -C none -O linux -a 0x30000040 -e 0x30000040 -d core1_application.raw core1_application.bin
Attachment
Attachment is the relevant file, you can copy these file to your SD card to load this demo.
© 1999-2024 RocketBoards.org by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
This website is using cookies. More info.
That's Fine