RocketBoards- Home
- Documentation
- Community
- Projects
- Boards
- Agilex 5 SoC
- Agilex 7 SoC
- Arria 10 SoC
- Nallatech 385A - Arria 10 FPGA Network Accelerator Card
- Nallatech 385A-SoC Accelerator Card with Arria 10 FPGA
- ALARIC Instant DevKit ARRIA 10 SoC FMC IDK by REFLEX CES
- Altera Arria 10 SoC Virtual Platform
- Altera Arria 10 SoC Board
- Nallatech 510T compute acceleration card with Intel Arria 10 FPGA
- REFLEX CES Achilles Arria 10 SoC SOM
- Terasic Arria10 SoC Board : HAN Pilot Platform
- Arria V SoC
- Cyclone V SoC
- Altera Cyclone V SoC Board
- Arrow SoCKit User Manual - July 2017 Edition
- Arrow SoCKit User Manual - November 2019 Edition
- Arrow SoCKit Evaluation Board
- Atlas-SoC Development Platform
- Critical Link MitySOM-5CSx Development Kit
- Cyclone V Ethernet driver problems
- DE10-Nano Development Board
- Terasic DE10-Standard Development Kit
- Devboards DBM-SoC1 module
- Devboards DBM-SoC2 module
- EBV SoCrates Evaluation Board
- Enclustra Mercury SA1 SoC Module
- Enterpoint Drigmorn 5
- Enterpoint Larg 2
- Altera Cyclone V SoC Development Platform
- Mpression Helio SoC Evaluation Kit by Macnica
- Mpression Sodia Evaluation Board by Macnica
- ARIES Embedded - MCV System on Module
- Mpression Borax SOM Module and Development Kit by Macnica
- Enterpoint Mulldonoch 3
- Networked Pro-Audio FPGA SoC Development Kit by Coveloz
- NOVPEK™CVLite
- NOVSOM®CV
- NOVSOM®CVLite
- NovTech IoT Octopus™
- NovTech NetLeap™
- Enterpoint Raggedstone 4
- Solectrix SMARC compliant System-on-Module
- Terasic DE1-SoC Development and Education Board
- Stratix 10 SoC
- Find a Board
- News
Projects
Recent Changes
-
Multiprocessor Nios V/m system: creating your first GeMRTOS application
Quick Start Guide on how to create a multiprocessor system with Nios V processor and GeMRTOS support -
Intel® Agilex® 7 I-Series Transceiver-SoC Development Kit (4x F-Tile) System Example Design With IEEE1588 PTP (25GE/10GE 2-Port)
-
Setting up and Using Bridges on Agilex 7 SoC
-
Agilex 7 SoC With eMMC Storage On HPS
-
Stratix 10 SoC with eMMC Storage on HPS
Table of Contents
| Board: | MacnicaHelioSoCEvaluationKit |
|---|---|
| State: | running |
| Members: | SudhendraKumarMishra |
Introduction
This is an example design to demonstrate the utility of Intel SoC FPGA devices. In this design Hash engine is implemented in FPGA fabric which communicates with ARM Cortex A9 based Hard Processor System through PIOs and LWH2F bridge. Message Transmit, Receive, Authentication and Control logic are implemented as Linux SW applications. The purpose of this example design is to serve a beginner as a starting point for HW-SW co-design and Ethernet based communication link. Hardware and Software designs are provided for user reference.Quick Start Guide
- Board setup is based on Macnica Helio Board Reference Manual.
- You can write Preloader and U-Boot Images in QSPI Flash and boot Linux Kernel from Micro SD Card. You can also create single SD Card Image containing Preloader, U-Boot, DTB, Linux Kernal and RootFS to boot from Micro SD Card. Select BOOTSEL settings as per your boot method.
- Program EPCQ256 device with soc_system.jic file for Active Serial configuration. Helio board only supports Active Serial Configuration Scheme. FPGA programming from HPS feature is not supported.
- Boot Linux Kernel from Micro SD Card, wait until booting process is done. Login as ROOT at Kernel Terminal.
- For Single Board Hash Authentication Demo, download hash_authentication linux application in /home/root/working_directory from ARM DS-5 tool using Ethernet cable. Run the application and follow instructions given in application.
- For Two Boards Message Authentication over Ethernet Link Demo, download msg_transmit application in board 1 and msg_receive application in board 2. Connect the boards using Ethernet cable and run the applications on both boards. Set Dip Switch (SW15) status OFF-ON-ON-OFF (i.e., 0x9) on Receiver Board. This is the secret key to receive and display message coming over Ethernet link.
Hardware Requirement
- Macnica Helio SoC Board Rev 1.1 - 2 units
- Mini USB Cables - 2 units
- Ethernet Cable - 1 unit
- PC with 2 USB ports and HyperTerminal
HW/SW Architecture Overview
System Architecture
.
HW Architecture
SW Architecture
© 1999-2024 RocketBoards.org by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
This website is using cookies. More info.
That's Fine