RocketBoards- Home
- Documentation
- Community
- Projects
- Boards
- Agilex 5 SoC
- Agilex 7 SoC
- Arria 10 SoC
- Nallatech 385A - Arria 10 FPGA Network Accelerator Card
- Nallatech 385A-SoC Accelerator Card with Arria 10 FPGA
- ALARIC Instant DevKit ARRIA 10 SoC FMC IDK by REFLEX CES
- Altera Arria 10 SoC Virtual Platform
- Altera Arria 10 SoC Board
- Nallatech 510T compute acceleration card with Intel Arria 10 FPGA
- REFLEX CES Achilles Arria 10 SoC SOM
- Terasic Arria10 SoC Board : HAN Pilot Platform
- Arria V SoC
- Cyclone V SoC
- Altera Cyclone V SoC Board
- Arrow SoCKit User Manual - July 2017 Edition
- Arrow SoCKit User Manual - November 2019 Edition
- Arrow SoCKit Evaluation Board
- Atlas-SoC Development Platform
- Critical Link MitySOM-5CSx Development Kit
- Cyclone V Ethernet driver problems
- DE10-Nano Development Board
- Terasic DE10-Standard Development Kit
- Devboards DBM-SoC1 module
- Devboards DBM-SoC2 module
- EBV SoCrates Evaluation Board
- Enclustra Mercury SA1 SoC Module
- Enterpoint Drigmorn 5
- Enterpoint Larg 2
- Altera Cyclone V SoC Development Platform
- Mpression Helio SoC Evaluation Kit by Macnica
- Mpression Sodia Evaluation Board by Macnica
- ARIES Embedded - MCV System on Module
- Mpression Borax SOM Module and Development Kit by Macnica
- Enterpoint Mulldonoch 3
- Networked Pro-Audio FPGA SoC Development Kit by Coveloz
- NOVPEK™CVLite
- NOVSOM®CV
- NOVSOM®CVLite
- NovTech IoT Octopus™
- NovTech NetLeap™
- Enterpoint Raggedstone 4
- Solectrix SMARC compliant System-on-Module
- Terasic DE1-SoC Development and Education Board
- Stratix 10 SoC
- Find a Board
- News
Projects
Similar topics
Recent Changes
-
Intel® Agilex® 7 I-Series Transceiver-SoC Development Kit (4x F-Tile) System Example Design With IEEE1588 PTP (25GE/10GE 2-Port)
-
Stratix 10 SoC with eMMC Storage on HPS
-
Stratix 10 PCIe Root Port with MSI
Reference Design on Stratix 10 Development Kit demonstrating a Gen3x8 Capable Root Port -
Agilex 7 SoC With eMMC Storage On HPS
-
Stratix 10 HPS Remote System Update
HPS Driven Remote System Update Example for Stratix 10
Detection of humans in input videos and drawing of rectangular frames from detected points on humans.
Detection of humans in input videos and drawing of rectangular frames from detected points on humans.
| Board: | MacnicaHelioSoCEvaluationKit |
|---|---|
| Tools Version: | 13.1 |
| State: | running |
| Members: | dynasystem |
Video
Abstract
In this demonstration the target for detection is human upper body in input videos and detected humans are framed with red rectangles.
Software embedded in ARM core detects upper body of humans with maximum detection points of 10 from which the logic in FPGA draws rectangles that frame detected humans.
Video input/output is via DVI with resolution of 720p (60fps).
Detection accuracy will be improved for product use in accordance with each application.
Development Environment
| Category | Environment |
| OS | Windows7 Professional SP1 64bit |
| Synthesis | Altera Quartus2 v13.1.4(SP4) |
| Main Board | Macnica HelioBoard rev1.3 |
| ARM | ARM DS-5 v5.15.0 |
| Daughter Card | Bitec HSMC-DVI |
| Video Input/Output | 1280x720 Progressive 60fps |
Operational procedure
- Write sdcardimg.img in SD card in advance.
- Write demo.jic file in FPGA.
- Turn on main board. DVI input signals will be output to the display as they are.
- When "login" is displayed on PC console, input "root".
- Input "./main" to start Human Recognition application.
- Human upper body is detected and a red rectangular frame will be displayed.
- Push any key to quit the application.
© 1999-2024 RocketBoards.org by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
This website is using cookies. More info.
That's Fine