SoCKit

15

Title	SoCKit Board	
Size B	Document Number Cover Page	Rev C
Date: Tuesday, May 14, 2013	Sheet 1 of 30	



Title	SoCKit Board	
Size B	Document Number Block Diagram	Rev C
Date: Tuesday, May 14, 2013	Sheet 2 of 30	


18 VGA_R[7..0]
USB_B2_CLK 10
USB_RESET_n 10
USB_OE_n 10
USB_RD_n 10
USB_WR_n 10
USB_SCL 10
USB_FULL 10
USB_EMPTY 10
USB_SDA 10
USB_B2_DATA[7..0] 10
FPGA_DDR3_CK_p 13
FPGA_DDR3_CK_n 13
FPGA_DDR3_CKE 13
FPGA_DDR3_RESET_n 13
FPGA_DDR3_WE_n 13
FPGA_DDR3_RAS_n 13
FPGA_DDR3_CAS_n 13
FPGA_DDR3_CS_n 13
FPGA_DDR3_ODT 13
13 FPGA_DDR3_A[14..0]
13 FPGA_DDR3_DM[3..0]
13 FPGA_DDR3_BA[2..0]
FPGA_DDR3_DQ[31..0] 13
FPGA_DDR3_DQS_p[3..0] 13
FPGA_DDR3_DQS_n[3..0] 13
U25C
BANK 3
BANK 3A 3.3V
1.5V BANK 3B
TEMP_SCLK 17 AF9
TEMP_CS_n 17 AF8
TEMP_DIN 17 AG7
TEMP_DOUT 17 AG1
IRDA_RXD 17 AH2
VGA_R1 AA12
VGA_R2 AB12
VGA_R3 AF6
VGA_R4 AG6
VGA_R0 AG5
VGA_R6 AH5
VGA_R7 AJ1
VGA_R5 AJ2
VGA_VS 18 AC12
VGA_HS 18 AD12
VGA_SYNC_n 18 AG2
VGA_BLANK_n 18 AH3
DIFFIO_TX_B8P
DIFFIO_TX_B9P
DIFFIO_TX_B9N
DIFFIO_RX_B10P
DIFFIO_RX_B10N
DIFFIO_RX_B11P
DIFFIO_RX_B11N
DIFFIO_TX_B12P
DIFFIO_TX_B12N
DIFFIO_TX_B13P
DIFFIO_TX_B13N
DIFFIO_RX_B14P
DIFFIO_RX_B14N
DIFFIO_RX_B15P
DIFFIO_RX_B15N
DIFFIO_TX_B16P
DIFFIO_TX_B16N
DIFFIO_TX_B17P AG10
DIFFIO_TX_B17N AH9
DIFFIO_RX_B18P AF11
DIFFIO_RX_B18N AG11
DIFFIO_RX_B19P AA13
DIFFIO_RX_B19N AB13
DIFFIO_TX_B20P AK2
DIFFIO_TX_B20N AK3 USB_FULL
DIFFIO_TX_B21P AJ4 USB_EMPTY
DIFFIO_TX_B21N AK4 USB_SCL
DIFFIO_RX_B22P AE13 USB_SDA
DIFFIO_RX_B22N AF13 USB_B2_CLK
DIFFIO_RX_B23P AD14 USB_RESET_n
DIFFIO_RX_B23N AE14 USB_OE_n
DIFFIO_TX_B24P AJ5 USB_RD_n
DIFFIO_TX_B24N AK6 USB_WR_n
DIFFIO_TX_B25P AJ6 FPGA_DDR3_WE_n
DIFFIO_TX_B25N,GND AJ7
DIFFIO_RX_B26P AG12 FPGA_DDR3_A14
DIFFIO_RX_B26N AG13
DIFFIO_RX_B27P AB15 FPGA_DDR3_CS_n
DIFFIO_RX_B27N AC14
DIFFIO_RX_B28P AK7 FPGA_DDR3_A12
DIFFIO_TX_B28N AK8 FPGA_DDR3_A13
DIFFIO_TX_B29P AJ9 FPGA_DDR3_A10
DIFFIO_TX_B29N AK9 FPGA_DDR3_A11
DIFFIO_RX_B30P AH13 FPGA_DDR3_A8
DIFFIO_RX_B30N AH14 FPGA_DDR3_A9
DIFFIO_TX_B32P AH7 FPGA_DDR3_CAS_n
DIFFIO_TX_B32N AH8 FPGA_DDR3_RAS_n
DIFFIO_TX_B33P AH10 FPGA_DDR3_BA0
DIFFIO_TX_B33N,GND AJ10
DIFFIO_RX_B34P AJ11 FPGA_DDR3_BA1
DIFFIO_RX_B34N AK11 FPGA_DDR3_BA2
DIFFIO_RX_B35P AA14 FPGA_DDR3_CK_p
DIFFIO_RX_B35N AA15 FPGA_DDR3_CK_n
DIFFIO_TX_B36P AK12 FPGA_DDR3_A6
DIFFIO_TX_B36N AK13 FPGA_DDR3_A7
DIFFIO_TX_B37P AH12 FPGA_DDR3_A2
DIFFIO_TX_B37N AJ12 FPGA_DDR3_A3
DIFFIO_RX_B38P AG15 FPGA_DDR3_A4
DIFFIO_RX_B38N AH15 FPGA_DDR3_A5
DIFFIO_TX_B40P AJ14 FPGA_DDR3_A0
DIFFIO_TX_B40N AK14 FPGA_DDR3_A1
GND
5CSXFC6DF31
U25D
BANK 4A 1.5V
R265 100
FPGA_DDR3_DQ2 AG16
FPGA_DDR3_RZQ0 AG17
FPGA_DDR3_DQ1 AE17
FPGA_DDR3_DQ0 AF18
FPGA_DDR3_DQS_p0 V16
FPGA_DDR3_DQS_n0 W16
FPGA_DDR3_ODT AE16
FPGA_DDR3_DQ3 AF16
FPGA_DDR3_DQ6 AJ16
AK16
FPGA_DDR3_DQ5 AG21
FPGA_DDR3_DQ4 AH20
FPGA_DDR3_DM0 AH17
FPGA_DDR3_DQ7 AH18
FPGA_DDR3_DQ10 AG18
AH19
FPGA_DDR3_DQ9 AJ17
FPGA_DDR3_DQ8 AK18
FPGA_DDR3_DQS_p1 V17
FPGA_DDR3_DQS_n1 W17
AJ19
FPGA_DDR3_DQ11 AK19
FPGA_DDR3_DQ14 AJ20
FPGA_DDR3_CKE AJ21
FPGA_DDR3_DQ13 AF19
FPGA_DDR3_DQ12 AG20
FPGA_DDR3_DM1 AG23
FPGA_DDR3_DQ15 AH24
FPGA_DDR3_DQ18 AG22
AH22
FPGA_DDR3_DQ17 AE18
FPGA_DDR3_DQ16 AE19
FPGA_DDR3_DQS_p2 Y17
FPGA_DDR3_DQS_n2 AA18
FPGA_DDR3_RESET_n AK21
FPGA_DDR3_DQ19 AK22
FPGA_DDR3_DQ22 AH23
AJ22
DIFFIO_TX_B41P DQ2
DIFFIO_TX_B41N/RZQ_0
DIFFIO_RX_B42P DQ1
DIFFIO_RX_B42N DQ0
DIFFIO_RX_B43P DQS_p0
DIFFIO_RX_B43N DQS_n0
DIFFIO_TX_B44P ODT
DIFFIO_TX_B44N DQ3
DIFFIO_TX_B45P DQ6
DIFFIO_TX_B45N
DIFFIO_RX_B46P DQ5
DIFFIO_RX_B46N DQ4
DIFFIO_TX_B48P DM0
DIFFIO_TX_B48N DQ7
DIFFIO_TX_B49P DQ10
DIFFIO_TX_B49N,GND
DIFFIO_RX_B50P DQ9
DIFFIO_RX_B50N DQ8
DIFFIO_RX_B51P DQS_p1
DIFFIO_RX_B51N DQS_n1
DIFFIO_TX_B52P
DIFFIO_TX_B52N DQ11
DIFFIO_TX_B53P DQ14
DIFFIO_TX_B53N
DIFFIO_RX_B54P DQ13
DIFFIO_RX_B54N DQ12
DIFFIO_TX_B56P DM1
DIFFIO_TX_B56N DQ15
DIFFIO_TX_B57P DQ18
DIFFIO_TX_B57N,GND
DIFFIO_RX_B58P DQ17
DIFFIO_RX_B58N DQ16
DIFFIO_RX_B59P DQS_p2
DIFFIO_RX_B59N DQS_n2
DIFFIO_TX_B60P
DIFFIO_TX_B60N DQ19
DIFFIO_TX_B61P DQ22
DIFFIO_TX_B61N,GND
DQ21 DIFFIO_RX_B62P
DQ20 DIFFIO_RX_B62N
DIFFIO_RX_B63P,GND
DIFFIO_RX_B63N,GND
DM2 DIFFIO_TX_B64P
DQ23 DIFFIO_TX_B64N
DQ26 DIFFIO_TX_B65P
DIFFIO_TX_B65N,GND
DQ25 DIFFIO_RX_B66P
DQ24 DIFFIO_RX_B66N
DQS_p3 DIFFIO_RX_B67P
DQS_n3 DIFFIO_RX_B67N
DIFFIO_TX_B68P,GND
DQ27 DIFFIO_TX_B68N
DQ30 DIFFIO_TX_B69P
DIFFIO_TX_B69N
DQ29 DIFFIO_RX_B70P
DQ28 DIFFIO_RX_B70N
DIFFIO_RX_B71P,GND
DIFFIO_RX_B71N,GND
DM3 DIFFIO_TX_B72P
DQ31 DIFFIO_TX_B72N
DIFFIO_TX_B73P
DIFFIO_TX_B73N,GND
DIFFIO_RX_B74P
DIFFIO_RX_B74N
DIFFIO_RX_B75P
DIFFIO_RX_B75N
DIFFIO_TX_B76P,GND
DIFFIO_TX_B76N
DIFFIO_TX_B77P
DIFFIO_TX_B77N,GND
DIFFIO_RX_B78P
DIFFIO_RX_B78N
DIFFIO_RX_B79P,GND
DIFFIO_RX_B79N,GND
DIFFIO_TX_B80P
DIFFIO_TX_B80N
AF20 FPGA_DDR3_DQ21
AF21 FPGA_DDR3_DQ20
Y18
AA19
AK23 FPGA_DDR3_DM2
AK24 FPGA_DDR3_DQ23
AJ24 FPGA_DDR3_DQ26
AJ25
AF23 FPGA_DDR3_DQ25
AF24 FPGA_DDR3_DQ24
AC20 FPGA_DDR3_DQS_p3
AD19 FPGA_DDR3_DQS_n3
AJ26
AK26 FPGA_DDR3_DQ27
AG25 FPGA_DDR3_DQ30
AH25
AE22 FPGA_DDR3_DQ29
AE23 FPGA_DDR3_DQ28
V18
W19
AJ27 FPGA_DDR3_DM3
AK27 FPGA_DDR3_DQ31
AK28 USB_B2_DATA0
AK29
AD20 USB_B2_DATA1
AD21 USB_B2_DATA2
Y19 USB_B2_DATA3
AA20 USB_B2_DATA4
AG26
AH27 USB_B2_DATA5
AF25 USB_B2_DATA6
AF26
AC22 USB_B2_DATA7
AC23
AA21
AB21
AD24
AE24
GND
5CSXFC6DF31
Copyright (c) 2013 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.
Title
SoCKit Board
Size B
Document Number
BANK3 & BANK4
Rev C
Date: Tuesday, May 14, 2013
Sheet 3 of 30


U25E
BANK 5
BANK 5A
BANK 5B
HSMC_VCCIO
3.3V
5CSXFC6DF31
U25F
BANK 6
BANK 6B 1.5V
BANK 6A 1.5V
5CSXFC6DF31
U25H
BANK 8A
5CSXFC6DF31
GND
HPS_DDR3_A[14..0] 15
HPS_DDR3_BA[2..0] 15
HPS_DDR3_DM[3..0] 15
HPS_DDR3_DQ[31..0] 15
HPS_DDR3_DQS_P[3..0] 15
HPS_DDR3_DQS_N[3..0] 15
H_SW[3..0] 22
H_KEY[3..0] 22
FAN_CTRL 8 AG27
VGA_CLK 19 W20
VGA_G0 Y21
VGA_G1 AA25
VGA_G2 AB26
VGA_G3 AB22
VGA_G4 AB23
VGA_G5 AA24
VGA_G6 AB25
VGA_G7 AE27
VGA_B0 AE28
VGA_B1 Y23
VGA_B2 Y24
VGA_B3 AG28
VGA_B4 AF28
VGA_B5 V23
VGA_B6 W24
VGA_B7 AF29
AUD_I2C_SDAT 20 AF30
AUD_MUTE AD26
AUD_ADCDAT 20 AC27
AUD_I2C_SCLK 20 AH30
AUD_ADCLRCK 20 AG30
20 AUD_MUTE
19 VGA_G[7..0]
19 VGA_B[7..0]
21 SW[3..0]
HPS_DDR3_RESET_n 15 P30
HPS_DDR3_CK_P 15 M23
HPS_DDR3_CK_N 15 L23
HPS_DDR3_CAS_n 15 E27
HPS_DDR3_RAS_n 15 D30
HPS_DDR3_CS_n 15 H24
HPS_DDR3_WE_n 15 C28
R295 100 HPS_DDR3_RZQ0 D27
8,13 HSMC_RX_p[16..0]
8,13 HSMC_RX_n[16..0]
HSMC_D[3..0]
HSMC_CLKOUT_p[2..1] 13
HSMC_CLKOUT_n[2..1] 13
HSMC_TX_p[16..0] 13
HSMC_TX_n[16..0] 13
Copyright (c) 2013 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.
Title
SoCKit Board
Size B
Document Number
BANK5 / BANK6 / BANK8
Rev C
Date: Tuesday, May 14, 2013
Sheet 4 of 31

HPS_ENET_RX_DATA[3..0] 25
HPS_ENET_TX_DATA[3..0] 25
HPS_FLASH_DATA[3..0] 17
HPS_LED[3..0] 22
HPS_USB_DATA[7..0] 24

U25G

BANK 7

BANK 7A

3.3V

TP3 DNI

HPS_WARM_RST_n C27
HPS_RESET_n F23
HPS_NRST
HPS_NPOR

6 HPS_CLOCK1 25 D25
6 HPS_CLOCK2 25 F25
HPS_CLK1
HPS_CLK2

VCC3P3 R299 4.7K A28
R298 4.7K F24
HPS_TRST
HPS_PORSEL

HPS_TDO 12 B28
HPS_TDI 12 B27
HPS_TCK 12 H22
HPS_TMS 12 A29
HPS_TDO
HPS_TDI
HPS_TCK
HPS_TMS

CAN0_TX,UART0_TX,SPIM1_SS0,HPS_GPIO66 D24 18 HPS_LCM_SPIM_SS
CAN0_RX,UART0_RX,SPIM1_MISO,HPS_GPIO65 E24
I2C0_SCL,UART1_TX,SPIM1_MOSI,HPS_GPIO64 D22 18 HPS_LCM_SPIM_MOSI
I2C0_SDA,UART1_RX,SPIM1_CLK,HPS_GPIO63 C23 18 HPS_LCM_SPIM_CLK
UART0_TX,CAN0_TX,SPIM1_SS1,HPS_GPIO62 G22 18 HPS_LCM_D_C
UART0_RX,CAN0_RX,SPIM0_SS1,HPS_GPIO61 B22 26 HPS_GSENSOR_INT
SPIM0_SS0,CAN1_TX,UART1_RTS,BOOTSEL0,HPS_GPIO60 H20 26 HPS_SPIM_SS
SPIM0_MISO,CAN1_RX,UART1_CTS,HPS_GPIO59 B23 26 HPS_SPIM_MISO
SPIM0_MOSI,I2C1_SCL,UART0_RTS,HPS_GPIO58 C22 26 HPS_SPIM_MOSI
SPIM0_CLK,I2C1_SDA,UART0_CTS,HPS_GPIO57 A23 26 HPS_SPIM_CLK
TRACE_D7,SPIS1_MISO,I2C0_SCL,HPS_GPIO56 E23 HPS_LED3
TRACE_D6,SPIS1_SS0,I2C0_SDA,HPS_GPIO55 C24 HPS_LED2
TRACE_D5,SPIS1_MOSI,CAN1_TX,HPS_GPIO54 G21 HPS_LED1
TRACE_D4,SPIS1_CLK,CAN1_RX,HPS_GPIO53 A24 HPS_LED0
TRACE_D3,SPIS0_SS0,I2C1_SCL,HPS_GPIO52 H23 8,26 HPS_I2C_CLK
TRACE_D2,SPIS0_MISO,I2C1_SDA,HPS_GPIO51 A25 8,26 HPS_I2C_SDA
TRACE_D1,SPIS0_MOSI,UART0_TX,HPS_GPIO50 C25 23 HPS_UART_TX
TRACE_D0,SPIS0_CLK,UART0_RX,HPS_GPIO49 B25 23 HPS_UART_RX
TRACE_CLK,HPS_GPIO48 B26 18 HPS_LCM_RST_n

BANK 7B

3.3V

HPS_ENET_GTX_CLK 25 H19
HPS_ENET_TX_DATA0 F20
HPS_ENET_TX_DATA1 J19
HPS_ENET_TX_DATA2 F21
HPS_ENET_TX_DATA3 F19
HPS_ENET_RX_DATA0 A21
HPS_ENET_MDIO 25 E21
HPS_ENET_MDC 25 B21
HPS_ENET_RX_DV 25 K17
HPS_ENET_TX_EN 25 A20
HPS_ENET_RX_CLK 25 G20
HPS_ENET_RX_DATA1 B20
HPS_ENET_RX_DATA2 B18
HPS_ENET_RX_DATA3 D21
HPS_BOOTSEL2 D20

NAND_ALE,RGMII1_TX_CLK,QSPI_SS3,HPS_GPIO14
NAND_CE,RGMII1_TXD0,USB1_D0,HPS_GPIO15
NAND_CLE,RGMII1_TXD1,USB1_D1,HPS_GPIO16
NAND_RE,RGMII1_TXD2,USB1_D2,HPS_GPIO17
NAND_RB,RGMII1_TXD3,USB1_D3,HPS_GPIO18
NAND_DQ0,RGMII1_RXD0,HPS_GPIO19
NAND_DQ1,RGMII1_MDIO,I2C3_SDA,HPS_GPIO20
NAND_DQ2,RGMII1_MDC,I2C3_SCL,HPS_GPIO21
NAND_DQ3,RGMII1_RX_CTL,USB1_D4,HPS_GPIO22
NAND_DQ4,RGMII1_TX_CTL,USB1_D5,HPS_GPIO23
NAND_DQ5,RGMII1_RX_CLK,USB1_D6,HPS_GPIO24
NAND_DQ6,RGMII1_RXD1,USB1_D7,HPS_GPIO25
NAND_DQ7,RGMII1_RXD2,HPS_GPIO26
NAND_WP,RGMII1_RXD3,QSPI_SS2,HPS_GPIO27
NAND_WE,QSPI_SS1,BOOTSEL2,HPS_GPIO28

3.3V

QSPI_SS1,HPS_GPIO35
QSPI_CLK,HPS_GPIO34
QSPI_SS0,BOOTSEL1,HPS_GPIO33
QSPI_IO3,USB1_NXT,HPS_GPIO32
QSPI_IO2,USB1_DIR,HPS_GPIO31
QSPI_IO1,USB1_STP,HPS_GPIO30
QSPI_IO0,USB1_CLK,HPS_GPIO29

C19 25 HPS_ENET_INT_n
D19 17 HPS_FLASH_DCLK
A18 17 HPS_FLASH_NCSO
E19 HPS_FLASH_DATA3
A19 HPS_FLASH_DATA2
H18 HPS_FLASH_DATA1
C20 HPS_FLASH_DATA0

BANK 7C

3.3V

HPS_SD_CMD 23 F18
B17
HPS_SD_DATA0 23 G18
HPS_SD_DATA1 23 C17
17 HPS_LCM_BK H17
TP5 DNI C18

SDMMC_CMD,USB0_D0,HPS_GPIO36
SDMMC_PWREN,USB0_D1,HPS_GPIO37
SDMMC_D0,USB0_D2,HPS_GPIO38
SDMMC_D1,USB0_D3,HPS_GPIO39
SDMMC_D4,USB0_D4,HPS_GPIO40
SDMMC_D5,USB0_D5,HPS_GPIO41

SDMMC_D3,USB0_NXT,HPS_GPIO47
SDMMC_D2,USB0_DIR,HPS_GPIO46
SDMMC_CLK,USB0_STP,HPS_GPIO45
SDMMC_CLK_IN,USB0_CLK,HPS_GPIO44
SDMMC_D7,USB0_D7,HPS_GPIO43
SDMMC_D6,USB0_D6,HPS_GPIO42

B16 23 HPS_SD_DATA3
D17 23 HPS_SD_DATA2
A16 23 HPS_SD_CLK
E17
E18 R332 DNI 0 5,25 HPS_ENET_RESET_n
G17 R340 DNI 0 24 USB_RESET_PHY

BANK 7D

3.3V

HPS_USB_DATA0 24 E16
HPS_USB_DATA1 24 G16
HPS_USB_DATA2 24 D16
HPS_USB_DATA3 24 D14
HPS_USB_DATA4 24 A15
HPS_USB_STP 24 C15
HPS_USB_DIR 24 E14
HPS_USB_NXT 24 A14

RGMII0_TXD0,USB1_D0,HPS_GPIO1
RGMII0_TXD1,USB1_D1,HPS_GPIO2
RGMII0_TXD2,USB1_D2,HPS_GPIO3
RGMII0_TXD3,USB1_D3,HPS_GPIO4
RGMII0_RXD0,USB1_D4,HPS_GPIO5
RGMII0_RXD1,USB1_STP,HPS_GPIO11
RGMII0_RXD2,USB1_DIR,HPS_GPIO12
RGMII0_RXD3,USB1_NXT,HPS_GPIO13

RGMII0_TX_CLK,HPS_GPIO0
RGMII0_RX_CLK,USB1_CLK,HPS_GPIO10
RGMII0_RX_CTL,USB1_D7,HPS_GPIO8
RGMII0_TX_CTL,HPS_GPIO9
RGMII0_MDC ,USB1_D6,I2C2_SCL,HPS_GPIO7
RGMII0_MDIO,USB1_D5,I2C2_SDA,HPS_GPIO6

F16 26 HPS_LTC_GPIO
N16 24 HPS_USB_CLKOUT
M17 24 HPS_USB_DATA7
B15 23 HPS_CONV_USB_n
D15 24 HPS_USB_DATA6
C14 24 HPS_USB_DATA5

5CSXFC6DF31

VCC3P3 R337 10K J17 1 2 3 BOOTSEL0
HPS_SPIM_SS
R139 1K
GND
BOOTSEL0

VCC3P3 R336 10K J18 1 2 3 BOOTSEL2
HPS_BOOTSEL2
R140 1K
GND
BOOTSEL2

VCC3P3 R335 10K J19 1 2 3 BOOTSEL1
HPS_FLASH_NCSO
R187 1K
GND
BOOTSEL1

VCC3P3 R334 10K J15 1 2 3 CLKSEL0
HPS_LCM_SPIM_SS
R133 1K
GND
CLKSEL0

VCC3P3 R333 10K J16 1 2 3 CLKSEL1
HPS_LCM_D_C
R345 1K
GND
CLKSEL1

VCC3P3 R330 100K DNI
KEY5
HPS_RESET_n
GND
VCC3P3 C445 0.1u
U29 VCC GND MR_n RST_n ADM811
R302 100K GND
R136 0
R142 0 HPS_RESET_n
R137 0 5,25 HPS_ENET_RESET_n
R301 0 23 HPS_RESET_UART_n
USB3300_MR_n 24 R341 0

VCC3P3 R331 100K DNI
KEY6
WARM_RST
GND
VCC3P3 C444 0.1u
U30 VCC GND MR_n RST_n ADM811
R300 100K GND
R138 0
HPS_WARM_RST_n
12 HPS_WARM_RST_n

Title	SoCKit Board	
Size B	Document Number BANK7	Rev C
Date: Tuesday, May 14, 2013	Sheet 5 of 31	


Clocks
U25I
BANK 5B HSMC_VCCIO
BANK 3B 1.5V
BANK 8A HSMC_VCCIO
BANK 4A 1.5V
5CSXFC6DF31
GND
U25J
U24
U31
SN74AVC1T45
U34
OSC_25MHz
U35
SI5338Q
U36
OSC_50MHz
Default : I2C Address 0xE0/E1
Title
SoCKit Board
Document Number
Clocks & GND
Size B
Rev C
Date: Tuesday, May 14, 2013
Sheet 6 of 30



Title	SoCKit Board	
Size B	Document Number Transceiver	Rev C
Date: Tuesday, May 14, 2013	Sheet 7 of 30	



Title	SoCKit Board	
Size B	Document Number Config	Rev C
Date: Tuesday, May 14, 2013	Sheet 8 of 31	



Title	SoCKit Board	
Size B	Document Number Decoupling	Rev C
Date: Tuesday, May 14, 2013	Sheet 9 of 30	




JTAG INTERFACE
JTAG Control for USB Blaster II
Micro USB B Connector
ADM811
TPD2EUSB30
OSC_24MHz
CY7C68013A-56BAXC
EPM570GF100C5N
SN74AVC1T45
Place Near CY7C68013A
Place near MAX II
CPLD ISP
SoCKit Board
USB Blaster II
Tuesday, May 14, 2013



Title	SoCKit Board	
Size B	Document Number JTAG Chain	Rev C
Date: Tuesday, May 14, 2013	Sheet 11 of 30	


J14A
HSMC_GXB_TX_p7 R50 0 NET_HSMC_GXB_TX_p7 1
HSMC_GXB_TX_n7 R58 0 NET_HSMC_GXB_TX_n7 3
HSMC_GXB_TX_p6 R56 0 NET_HSMC_GXB_TX_p6 5
HSMC_GXB_TX_n6 R57 0 NET_HSMC_GXB_TX_n6 7
HSMC_GXB_TX_p5 R65 0 NET_HSMC_GXB_TX_p5 9
HSMC_GXB_TX_n5 R66 0 NET_HSMC_GXB_TX_n5 11
HSMC_GXB_TX_p4 R63 0 NET_HSMC_GXB_TX_p4 13
HSMC_GXB_TX_n4 R64 0 NET_HSMC_GXB_TX_n4 15
HSMC_GXB_TX_p3 R67 0 NET_HSMC_GXB_TX_p3 17
HSMC_GXB_TX_n3 R81 0 NET_HSMC_GXB_TX_n3 19
HSMC_GXB_TX_p2 R79 0 NET_HSMC_GXB_TX_p2 21
HSMC_GXB_TX_n2 R80 0 NET_HSMC_GXB_TX_n2 23
HSMC_GXB_TX_p1 R82 0 NET_HSMC_GXB_TX_p1 25
HSMC_GXB_TX_n1 R83 0 NET_HSMC_GXB_TX_n1 27
HSMC_GXB_TX_p0 R96 0 NET_HSMC_GXB_TX_p0 29
HSMC_GXB_TX_n0 R97 0 NET_HSMC_GXB_TX_n0 31
HSMC_SDA 4 33
HSMC_TCK 12 35
HSMC_TDO 12 37
HSMC_CLK_OUT0 4 39
161
162
163
164
HSMC_GXB_RX_p7
HSMC_GXB_RX_n7
HSMC_GXB_RX_p6
HSMC_GXB_RX_n6
HSMC_GXB_RX_p5
HSMC_GXB_RX_n5
HSMC_GXB_RX_p4
HSMC_GXB_RX_n4
HSMC_GXB_RX_p3
HSMC_GXB_RX_n3
HSMC_GXB_RX_p2
HSMC_GXB_RX_n2
HSMC_GXB_RX_p1
HSMC_GXB_RX_n1
HSMC_GXB_RX_p0
HSMC_GXB_RX_n0
4 4 HSMC_SCL
12 HSMC_TMS
12 HSMC_TDI
6 HSMC_CLK_IN0
GND
HSMC PORT
4,8 HSMC_RX_p0
4,8 HSMC_RX_n0
VCC12_HSMC
VCC3P3_HSMC
C152 22u
C147 10u
C456 0.1u
C457 10u
C458 0.1u
GND
GND
7 HSMC_GXB_RX_p[7..0]
7 HSMC_GXB_RX_n[7..0]
7 HSMC_GXB_TX_p[7..0]
7 HSMC_GXB_TX_n[7..0]
4 HSMC_D[3..0]
4 HSMC_TX_p[16..0]
4 HSMC_TX_n[16..0]
4,8 HSMC_RX_p[16..0]
4,8 HSMC_RX_n[16..0]
6 HSMC_CLKIN_p[2..1]
6 HSMC_CLKIN_n[2..1]
4 HSMC_CLKOUT_p[2..1]
4 HSMC_CLKOUT_n[2..1]
VCC12
VCC12_HSMC
VCC3P3_HSMC
VCC3P3
F1 2 amps
VCC3P3_HSMC
J14B
VCC12_HSMC
TX_p
TX_n
HSMC_D0
HSMC_D2
HSMC_TX_p0
HSMC_TX_n0
HSMC_TX_p1
HSMC_TX_n1
HSMC_TX_p2
HSMC_TX_n2
HSMC_TX_p3
HSMC_TX_n3
HSMC_TX_p4
HSMC_TX_n4
HSMC_TX_p5
HSMC_TX_n5
HSMC_TX_p6
HSMC_TX_n6
HSMC_TX_p7
HSMC_TX_n7
HSMC_CLKOUT_p1
HSMC_CLKOUT_n1
HSMC_D1
HSMC_D3
HSMC_RX_p0
HSMC_RX_n0
HSMC_RX_p1
HSMC_RX_n1
HSMC_RX_p2
HSMC_RX_n2
HSMC_RX_p3
HSMC_RX_n3
HSMC_RX_p4
HSMC_RX_n4
HSMC_RX_p5
HSMC_RX_n5
HSMC_RX_p6
HSMC_RX_n6
HSMC_RX_p7
HSMC_RX_n7
HSMC_CLKIN_p1
HSMC_CLKIN_n1
RX_p
RX_n
HSMC PORT
VCC3P3_HSMC
J14C
VCC12_HSMC
GND
GND
HSMC_TX_p8
HSMC_TX_n8
HSMC_TX_p9
HSMC_TX_n9
HSMC_TX_p10
HSMC_TX_n10
HSMC_TX_p11
HSMC_TX_n11
HSMC_TX_p12
HSMC_TX_n12
HSMC_TX_p13
HSMC_TX_n13
HSMC_TX_p14
HSMC_TX_n14
HSMC_TX_p15
HSMC_TX_n15
HSMC_TX_p16
HSMC_TX_n16
HSMC_CLKOUT_p2
HSMC_CLKOUT_n2
HSMC_RX_p8
HSMC_RX_n8
HSMC_RX_p9
HSMC_RX_n9
HSMC_RX_p10
HSMC_RX_n10
HSMC_RX_p11
HSMC_RX_n11
HSMC_RX_p12
HSMC_RX_n12
HSMC_RX_p13
HSMC_RX_n13
HSMC_RX_p14
HSMC_RX_n14
HSMC_RX_p15
HSMC_RX_n15
HSMC_RX_p16
HSMC_RX_n16
HSMC_CLKIN_p2
HSMC_CLKIN_n2
HSMC_PSNT_n
HSMC PORT
VCC3P3
R314 120
D9 LEDB
HSMC_PSNT_n
Copyright (c) 2013 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.
Title
SoCKit Board
Size B
Document Number HSMC
Rev C
Date: Tuesday, May 14, 2013
Sheet 12 of 30


R228 4.7K FPGA_DDR3_CKE V9
GND
VCC1P5_DDR3
R38 2K FPGA_DDR3_RESET_n V6
V22 FPGA_DDR3_CK_P R234 100 FPGA_DDR3_CK_N V21
place close to DDR3 chip
DDR3_VTT_FPGA
CN1 0.1uF
GND
RN4
FPGA_DDR3_A10 V20
FPGA_DDR3_A12 V11
FPGA_DDR3_BA1 V8
FPGA_DDR3_A1 V10
FPGA_DDR3_A4 V7
FPGA_DDR3_RAS_n V25
FPGA_DDR3_A6 V2
FPGA_DDR3_A11 V4
51
CN2 0.1uF
RN3
FPGA_DDR3_A8 V1
FPGA_DDR3_CAS_n V24
FPGA_DDR3_A14 V3
FPGA_DDR3_WE_n V23
FPGA_DDR3_BA2 V15
FPGA_DDR3_A9 V12
FPGA_DDR3_A13 V5
FPGA_DDR3_A2 V13
CN3 0.1uF
RN2
FPGA_DDR3_A0 V14
FPGA_DDR3_A7 V16
FPGA_DDR3_A5 V17
FPGA_DDR3_A3 V18
FPGA_DDR3_BA0 V19
FPGA_DDR3_CS_n V26
FPGA_DDR3_ODT V27
Note:you can swap the signals on the OCT resistor array(include NC pin)
FPGA_DDR3_A[14..0] 3
FPGA_DDR3_DQ[31..0] 3
FPGA_DDR3_BA[2..0] 3
FPGA_DDR3_DM[3..0] 3
FPGA_DDR3_DQS_P[3..0] 3
FPGA_DDR3_DQS_N[3..0] 3
U10
MT41K256M16HA-125:E
DDR3_VREF_FPGA
FPGA_DDR3_CK_P 3
FPGA_DDR3_CK_N 3
FPGA_DDR3_CKE 3
FPGA_DDR3_CS_n 3
FPGA_DDR3_RESET_n 3
FPGA_DDR3_WE_n 3
FPGA_DDR3_RAS_n 3
FPGA_DDR3_CAS_n 3
FPGA_DDR3_ODT 3
FPGA_DDR3_ZQ1 R218 240
U11
FPGA_DDR3_ZQ0 R217 240
C223 C239 C242 C256 C241 C224 C238 C209 C240 C206 C243
2.2nF 2.2nF 2.2nF 2.2nF 2.2nF 2.2nF 3.3nF 4.7nF 10nF 10nF 10nF
C225 C207 C255 C237 C222 C248
0.1u 0.1u 0.1u 0.47uF 0.47uF 0.47uF
C208 C221
0.1u 0.1u
C258 C229 C246 C228 C249 C250 C213 C251 C199 C245 C247
2.2nF 2.2nF 2.2nF 2.2nF 2.2nF 2.2nF 3.3nF 4.7nF 10nF 10nF 10nF
C230 C257 C227 C212 C244 C210
0.1u 0.1u 0.1u 0.47uF 0.47uF 0.47uF
C226 C211
0.1u 0.1u
Note:you can only swap the DQ signals within x8 group
(e.g. 0-7,8-15,16-23,24-31,32-39) on the DDR3 chips
Copyright (c) 2013 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.
Title
SoCKit Board
Size B
Document Number
DDR3L SDRAM FPGA
Rev C
Date: Tuesday, May 14, 2013
Sheet 13 of 30


R282 4.7K HPS_DDR3_CKE V51
GND
VCC1P5_DDR3
R122 2K HPS_DDR3_RESET_n V28
V54 HPS_DDR3_CK_P R281 100 HPS_DDR3_CK_N V53
place close to DDR3 chip
DDR3_VTT_HPS
CN5
0.1uF
GND
RN6
HPS_DDR3_A14 V43
HPS_DDR3_RAS_n V42
HPS_DDR3_CAS_n V41
HPS_DDR3_WE_n V39
HPS_DDR3_A9 V31
HPS_DDR3_A13 V29
HPS_DDR3_A2 V33
HPS_DDR3_A0 V35
51
CN6
0.1uF
RN7
HPS_DDR3_A10 V52
HPS_DDR3_A12 V49
HPS_DDR3_BA1 V50
HPS_DDR3_A1 V47
HPS_DDR3_A4 V48
HPS_DDR3_A6 V46
HPS_DDR3_A8 V44
HPS_DDR3_A11 V45
CN4
0.1uF
RN5
HPS_DDR3_A7 V30
HPS_DDR3_A5 V32
HPS_DDR3_A3 V34
HPS_DDR3_BA2 V37
HPS_DDR3_BA0 V36
HPS_DDR3_CS_n V38
HPS_DDR3_ODT V40
Note:you can only swap the DQ signals within x8 group (e.g. 0-7,8-15,16-23,24-31) on the DDR3 chips
Note:you can swap the signals on the OCT resistor array(include NC pin)
HPS_DDR3_A[14..0] 4
HPS_DDR3_DQ[31..0] 4
HPS_DDR3_BA[2..0] 4
HPS_DDR3_DM[3..0] 4
HPS_DDR3_DQS_P[3..0] 4
HPS_DDR3_DQS_N[3..0] 4
U23
U27
VCC1P5_DDR3
DDR3_VREF_HPS
VDD VDDQ VSS VSSQ VREFDQ VREFCA
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 A12/BC_n A13 A14
CLK CLK_n CKE
CS RESET WE RAS CAS
BA0 BA1 BA2
LDM UDM
ODT ZQ
LDQS LDQSn UDQS UDQSn
NC1 NC2 NC3 NC4 NC5
HPS_DDR3_CK_P HPS_DDR3_CK_N HPS_DDR3_CKE
HPS_DDR3_CS_n HPS_DDR3_RESET_n HPS_DDR3_WE_n HPS_DDR3_RAS_n HPS_DDR3_CAS_n
HPS_DDR3_BA0 HPS_DDR3_BA1 HPS_DDR3_BA2
HPS_DDR3_DM2 HPS_DDR3_DM3
HPS_DDR3_ODT
HPS_DDR3_ZQ1 R269 240
HPS_DDR3_ZQ0 R288 240
MT41K256M16HA-125:E
V55 V56
C376 C345 C346 C319 C320 C377 C347 C349 C318 C300 C296
2.2nF 2.2nF 2.2nF 2.2nF 2.2nF 2.2nF 3.3nF 4.7nF 10nF 10nF 10nF
C295 C348 C299 C321 C322 C297
0.1u 0.1u 0.1u 0.47uF 0.47uF 0.47uF
C350 C298
0.1u 0.1u
C416 C424 C427 C425 C429 C428 C433 C400 C415 C431 C438
2.2nF 2.2nF 2.2nF 2.2nF 2.2nF 2.2nF 3.3nF 4.7nF 10nF 10nF 10nF
C403 C426 C399 C432 C417 C401 C402 C430
0.1u 0.1u 0.1u 0.47uF 0.47uF 0.47uF 0.1u 0.1u
Copyright (c) 2013 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.
Title
SoCKit Board
Size B
Document Number
DDR3L SDRAM HPS
Rev C
Date: Tuesday, May 14, 2013
Sheet 14 of 30







Title	SoCKit Board	
Size B	Document Number EPCQ	Rev C
Date: Tuesday, May 14, 2013	Sheet 15 of 30	



Title	SoCKit Board	
Size B	Document Number QSPI FLASH HPS	Rev C
Date: Tuesday, May 14, 2013	Sheet 16 of 30	



Title	SoCKit Board	
Size B	Document Number LCD & Temp sensor & IRM	Rev C
Date: Tuesday, May 14, 2013	Sheet 17 of 30	



Title	SoCKit Board	
Size B	Document Number VGA ADV7123	Rev C
Date: Tuesday, May 14, 2013	Sheet 18 of 30	



Title	SoCKit Board	
Size B	Document Number Audio DAC	Rev C
Date: Tuesday, May 14, 2013	Sheet 19 of 30	



Title	SoCKit Board	
Size B	Document Number FPGA BUTTON & SW	Rev C
Date: Tuesday, May 14, 2013	Sheet 20 of 30	









Title	SoCKit Board	
Size B	Document Number HPS BUTTON & SW	Rev C
Date: Tuesday, May 14, 2013	Sheet 21 of 30	



Title	SoCKit Board	
Size B	Document Number USB to UART & SD CARD	Rev C
Date: Tuesday, May 14, 2013	Sheet 22 of 30	



Title	SoCKit Board	
Size B	Document Number USB3300	Rev C
Date: Tuesday, May 14, 2013	Sheet 23 of 30	


HPS_ENET_TX_DATA[3..0] 5
HPS_ENET_GTX_CLK 5
HPS_ENET_TX_EN 5
HPS_ENET_MDC 5
HPS_ENET_RESET_n 5
HPS_ENET_RX_DATA[3..0] 5
HPS_ENET_RX_CLK 5
HPS_ENET_RX_DV 5
HPS_ENET_INT_n 5
HPS_ENET_MDIO 5
ENET_DVDDH
R61 4.7K LED2_DUAL_1 R242 1K DNI
R52 4.7K DNI LED2_DUAL_2 R236 1K
R92 4.7K DNI HPS_ENET_RX_CLK R246 1K
GND
PHY Address is 00001
ENET_PLL
ENET_VCCA
ENET_DVDDL
ENET_AVDD
ENET_DVDDH
U13
AVDDL_PLL
AVDDL
AVDDL
DVDDL
DVDDL
DVDDL
DVDDL
DVDDL
AVDDH
AVDDH
AVDDH
DVDDH
DVDDH
DVDDH
LDO_O
HPS_ENET_GTX_CLK 24 GTX_CLK
HPS_ENET_TX_EN 25 TX_EN
HPS_ENET_TX_DATA0 19 TXD0
HPS_ENET_TX_DATA1 20 TXD1
HPS_ENET_TX_DATA2 21 TXD2
HPS_ENET_TX_DATA3 22 TXD3
HPS_ENET_RX_CLK 35 RX_CLK/PHYAD2
HPS_ENET_RX_DV 33 RX_DV/CLK125_EN
HPS_ENET_RX_DATA0 32 RXD0/MODE0
HPS_ENET_RX_DATA1 31 RXD1/MODE1
HPS_ENET_RX_DATA2 28 RXD2/MODE2
HPS_ENET_RX_DATA3 27 RXD3/MODE3
CLK125_NDO_LED_MODE 41 CLK125_NDO/LED_MODE
HPS_ENET_INT_n 38 INT_N
HPS_ENET_RESET_n 42 RESET_N
HPS_ENET_MDC 36 MDC
HPS_ENET_MDIO 37 MDIO
TXRXP_A 2 MDI_HPS_P0
TXRXM_A 3 MDI_HPS_N0
TXRXP_B 5 MDI_HPS_P1
TXRXM_B 6 MDI_HPS_N1
TXRXP_C 7 MDI_HPS_P2
TXRXM_C 8 MDI_HPS_N2
TXRXP_D 10 MDI_HPS_P3
TXRXM_D 11 MDI_HPS_N3
LED1/PHYAD0 17 LED2_DUAL_1
LED2/PHYAD1 15 LED2_DUAL_2
ISET 48 R53 4.99K GND
XI 46 TSEPHY_CLK
XO 45 TSEPHY_CLK_XO
VSS
VSS_PS
PADDLE
29
13
49
KSZ9021RN
GND
J11
GND
C200 0.1u 12
C193 0.1u 6
C194 0.1u 1
C201 0.1u 7
TRCT1
TRCT2
TRCT3
TRCT4
TRD1+
TRD1-
TRD2+
TRD2-
TRD3+
TRD3-
TRD4+
TRD4-
SHIELD_2
SHIELD
R195 10
C168 10n
GND
VCC3P3
LDE1+
R193 220 DNI
LDE1-
LED2+
LED2-1
LED2-2
R194 220
LED2_DUAL_1
LED2_DUAL_2
L829-1J1T-43
VCC3P3
C50 0.1uF GND
R60 20K
R358 0
U14
OE/FS
VDD
GND
CLK
OSC_25MHz
R359 0 DNI GND
R360 0 DNI
TSEPHY_CLK
TSEPHY_CLK_XO
C472 22p DNI
C473 22p DNI
GND
VCC3P3
R77 4.7K HPS_ENET_INT_n
R93 4.7K HPS_ENET_MDC
R78 4.7K HPS_ENET_MDIO
R240 4.7K HPS_ENET_RESET_n
C31 10n DNI
C30 10n DNI
C29 10n DNI
C28 10n DNI
R47 49.9 DNI MDI_HPS_P0
R46 49.9 DNI MDI_HPS_N0
R45 49.9 DNI MDI_HPS_P1
R44 49.9 DNI MDI_HPS_N1
R43 49.9 DNI MDI_HPS_P2
R42 49.9 DNI MDI_HPS_N2
R41 49.9 DNI MDI_HPS_P3
R40 49.9 DNI MDI_HPS_N3
GND
VCC3P3
R62 4.7K DNI CLK125_NDO_LED_MODE
R91 4.7K DNI HPS_ENET_RX_DV
R76 4.7K DNI HPS_ENET_GTX_CLK
R241 4.7K
R247 4.7K
R244 4.7K DNI
R90 4.7K HPS_ENET_RX_DATA0
R248 4.7K DNI
R89 4.7K HPS_ENET_RX_DATA1
R249 4.7K DNI
R88 4.7K HPS_ENET_RX_DATA2
R250 4.7K DNI
R87 4.7K HPS_ENET_RX_DATA3
R251 4.7K DNI
GND
VCC3P3
ENET_AVDD
L5 BEAD
C35 0.22u
C38 1u
C39 10u
GND
VCC1P2
ENET_PLL
L6 60ohm 3A
C48 0.22u
C252 1u
C40 10u
GND
VCC1P2
ENET_VCCA
L4 60ohm 3A
C37 0.22u
C36 1u
C34 10u
GND
VCC3P3
ENET_DVDDH
L19 BEAD
C49 0.22u
C46 1u
C269 10u
GND
VCC1P2
ENET_DVDDL
L7 60ohm 3A
C47 0.22u
C62 1u
C45 10u
GND
Copyright (c) 2013 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.
Title
SoCKit Board
Size B
Document Number
TSE PHY
Rev C
Date: Tuesday, May 14, 2013
Sheet 24 of 30


VCC9
C54
0.1u
GND
HPS_SPIM_CLK 5
HPS_SPIM_SS 5
HPS_SPIM_MOSI 5
HPS_SPIM_MISO 5
HPS_LTC_GPIO 5
HPS_I2C_SDA 5,8
HPS_I2C_CLK 5,8
HPS_GSENSOR_INT 5
CODEC_SEL 8
LTC 2x7 Connector
VCC3P3
C73
0.1uF
J13
2x7 Header
MISO
MOSI_SDA
HPS_I2C_SDA
HPS_I2C_CLK
R116 0 ohm
R117 0 ohm
R106 0 ohm
SCK_SCL
CSn
R362 0 ohm
DNI
HPS_LTC_GPIO
C93
VCC3P3
R353 0
U49
TS3A5018
MOSI_SDA
SCK_SCL
MISO
CSn
HPS_LTC_GPIO
R365 0 ohm
CODEC_SEL
HPS_SPIM_MOSI
HPS_I2C_SDA
HPS_SPIM_CLK
HPS_I2C_CLK
HPS_SPIM_MISO
HPS_SPIM_SS
C471
0.1u
Digital Accelerometer
VCC_Gsensor
Tie CS_n to high to I2C mode only
C142 1uF
C143 0.1uF
R164 2.2K
VCC_VS
R173 2.2K DNI
L13 BEAD
L14 BEAD
C141 1uF
C145 4.7uF
C144 0.1uF
U32
VDD
GND
RESERVED
GND
GND
VS
CS_n
SCL_SCLK
SDA_SDI_SDIO
SDO_ALT_ADDRESS
RESERVED_1
NC
INT2
INT1
ADXL345
R143 10K DNI
R141 2.2K
R144 2.2K DNI
R163 2.2K
R162 2.2K
R172 0 ohm
R161 0 ohm
R145 0 ohm DNI
R146 0 ohm
HPS_GSENSOR_INT
Default : I2C Address 0xA6/0xA7
Copyright (c) 2013 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.
Title
SoCKit Board
Size B
Document Number
LTC Connector & G sensor
Rev C
Date: Tuesday, May 14, 2013
Sheet 25 of 30



Title	SoCKit Board	
Size B	Document Number Power - 9V & 5V	Rev C
Date: Tuesday, May 14, 2013	Sheet 26 of 30	


1.1V / 1.5A
VCC12
C96
22u
GND
U21
VIN
RUN
INTVCC
MODE/SYNC
ITH
ISET
RT
BOOST
SW
VOUT
PGFB
PGOOD
GND
LTC3600EDD#TRPBF
R109 100K
INTVCC_3600_2
C104
1u
R110
22K
C83
2.2n
C103 0.1u
L11 2.2uH
C97 22u
C98 22u
R115 0.001
VCC1P1_HPS
GND2
R270 DNI
100K
1.2V / 563mA(up to 1.1A)
VCC2P5
VCC3P3
U12
IN1
IN2
V_CONTROL
SET
OUT1
OUT2
OUT3
OUT4
NC
LT3080
C52 1u
R75 120K
C44 4.7n
C53 10u
VCC1P2
1.1V / 8A
VCC12
C129 22u
C130 22u
R126 143K
C116 3.3nF
R127 2.32k
C115 180p
U28
SVIN
ION
EXTVCC
ITH
PVIN_1
PVIN_2
PVIN_3
PVIN_4
PVIN_5
PVIN_6
PVIN_7
PVIN_8
PVIN_9
PVIN_10
PVIN_11
PVIN_12
PVIN_EPAD
NC_1
NC_2
NC_3
NC_4
NC_5
PGOOD
RUN/SS
SW_1
SW_2
SW_3
SW_4
SW_5
SW_6
SW_7
SW_8
SW_9
SW_EPAD
BOOST
INTVCC_1
INTVCC_2
FCB
VON
VFB
VRNG
PGND_1
PGND_2
PGND_3
PGND_4
PGND_5
PGND_6
PGND_7
SGND_1
SGND_2
SGND_3
SGND_4
SGND_5
SGND_6
SGND_EPAD
LTC3608
INTVCC_3608_VCCINT
POWER_GOOD
R128 100K
R132 510K
C120 0.1u
C118 0.22u
D7 CMDSH-3
C117 4.7u
L12 0.47uH
C140 100u
C138 100u
C139 22u
R171 0.001
GND3
VCCINT_FPGA
R125 13.7K
R124 16.5K
26,28 POWER_GOOD
1.8V / 0.5A
VCC5
VCC3P3
C74 1u
C57 10u
REG1
BIAS
IN
SHDN
OUT
ADJ
GND
EP_GND
LTC3025-1
R70 35.7K
R69 10.2K
C58 22u
C59 2.2u
VCC1P8
Copyright (c) 2013 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.
Title
SoCKit Board
Size B
Document Number
Power - 1.1V & 1.2V
Rev C
Date: Tuesday, May 14, 2013
Sheet 27 of 30

2.5V / 1.5A



3.3V / 8A



Title	SoCKit Board	
Size B	Document Number Power - 3.3V & 2.5V	Rev C
Date: Tuesday, May 14, 2013	Sheet 28 of 30	

DDR3L VDD,VDDQ



1.5V / 4A

DDR3L VTT, VREF(FPGA)



DDR3L VTT, VREF(HPS)



Title	SoCKit Board	
Size B	Document Number Power - 1.5V	Rev C
Date: Tuesday, May 14, 2013	Sheet 29 of 30	

HSMC_VCCIO / 0.5A



HSMC_VCCPD / 0.5A



JUMPER2 Jumper — For JP2 HSMC VCIO Control Header — JUMPER5 Jumper

JUMPER6 Jumper — For J17 J18 J19 BOOTSEL

JUMPER3 Jumper — For J15 J16 CLKSEL — JUMPER7 Jumper

JUMPER4 Jumper

Title	SoCKit Board	
Size B	Document Number Power - VCCIO_HSMC	Rev C
Date: Tuesday, May 14, 2013	Sheet 30 of 30	