Table Of Contents

2 - Module Connector, Power, GPIO, and Reset
3 - FPGA Ethernet PHY 0
4 - FPGA Ethernet PHY 1
5 - HPS Ethernet PHY
6 - USB, UART, Real Time Clock, SD/MMC Card, and Audio PLL.
7 - MADI Transmit/Receive, PPS In/Out, Word Clock In/Out, and Grandmaster Input
8 - AES3 And TDM Audio Transmit/Receive
9 - Audio Codec - Line In, MIC In, and Line/Headphone Out
FPGA Ethernet PHY 1
HPS Ethernet PHY
AES3 Receiver

AES3 Transmitter

TDM Audio In

TDM Audio Out

SN74LV11T45 Direction Control:
Jumper removed = B -> A (Output from this board)
Jumper installed = A -> B (Input to this board)
Audio CODEC

Line Out or Headphone Out Option:

- **Line Out:** Short 4-2 and 3-1
- **Headphone Out:** Short 4-6 and 3-5

Microphone Input

Audio Development Kit

Coveloz Consulting
232 Herzberg Rd. – Suite 204
Kanata, ON Canada K2K 2A1

Friday, March 20, 2015

www.coveloz.com