RocketBoards- Home
- Documentation
- Community
- Projects
- Boards
- Agilex 5 SoC
- Agilex 7 SoC
- Arria 10 SoC
- Nallatech 385A - Arria 10 FPGA Network Accelerator Card
- Nallatech 385A-SoC Accelerator Card with Arria 10 FPGA
- ALARIC Instant DevKit ARRIA 10 SoC FMC IDK by REFLEX CES
- Altera Arria 10 SoC Virtual Platform
- Altera Arria 10 SoC Board
- Nallatech 510T compute acceleration card with Intel Arria 10 FPGA
- REFLEX CES Achilles Arria 10 SoC SOM
- Terasic Arria10 SoC Board : HAN Pilot Platform
- Arria V SoC
- Cyclone V SoC
- Altera Cyclone V SoC Board
- Arrow SoCKit User Manual - July 2017 Edition
- Arrow SoCKit User Manual - November 2019 Edition
- Arrow SoCKit Evaluation Board
- Atlas-SoC Development Platform
- Critical Link MitySOM-5CSx Development Kit
- Cyclone V Ethernet driver problems
- DE10-Nano Development Board
- Terasic DE10-Standard Development Kit
- Devboards DBM-SoC1 module
- Devboards DBM-SoC2 module
- EBV SoCrates Evaluation Board
- Enclustra Mercury SA1 SoC Module
- Enterpoint Drigmorn 5
- Enterpoint Larg 2
- Altera Cyclone V SoC Development Platform
- Mpression Helio SoC Evaluation Kit by Macnica
- Mpression Sodia Evaluation Board by Macnica
- ARIES Embedded - MCV System on Module
- Mpression Borax SOM Module and Development Kit by Macnica
- Enterpoint Mulldonoch 3
- Networked Pro-Audio FPGA SoC Development Kit by Coveloz
- NOVPEK™CVLite
- NOVSOM®CV
- NOVSOM®CVLite
- NovTech IoT Octopus™
- NovTech NetLeap™
- Enterpoint Raggedstone 4
- Solectrix SMARC compliant System-on-Module
- Terasic DE1-SoC Development and Education Board
- Stratix 10 SoC
- Find a Board
- News
Documentation
Recent Changes
-
Building Bootloader for Agilex 5
Building latest bootloaders for Agilex 5 SoC Devices -
Mpression Sulfur ~ Development Kit for Agilex® 5 FPGA E-Series ~
-
Linux GSRD Intel Simics Virtual Platform for Intel Agilex® 5 E-Series
This page describes the some of the use cases that can be exercised for the Intel Agilex® 5 E Series virtual platform for the Intel Simics Simulator for Intel® FPGAs -
Arrow AXE5-Eagle Development Kit
-
Building Bootloader for Stratix10
Building latest bootloaders for Stratix 10 SoC Devices
Table of Contents
How to generate the device tree source and how to compile it to a device tree blob file that Linux needs
How to generate the device tree source and how to compile it to a device tree blob file that Linux needs
Overview
Important Note: This page refers to the Linux Device Tree, that is required by Linux in order to boot. On Arria 10 there are two different Device Trees: one required by Bootloader (U-Boot) and this one, required by the Linux kernel.
Reference Information
For detailed information about the Device Tree Generator see Device Tree Generator User Guide.Prerequisites
The following items are required:- Host PC running Linux (CentOS 6.6 was used for testing)
- Altera SoC EDS based on Release Tags
Procedure
1. Compile the GHRD as described in Compiling the Hardware Design to obtain the .sopcinfo file. Or simply use the pre-compiled GHRD. 2. Start an Embedded Command Shell and go to GHRD folder (assumed here to be saved in the home folder):$ ~/altera/16.1/embedded/embedded_command_shell.sh $ cd ~/a10_soc_devkit_ghrd3. Run the Device Tree Generator
$ sopc2dts --input ghrd_10as066n2.sopcinfo --output ghrd_10as066n2.dts --board hps_a10_common_board_info.xml --board hps_ a10_devkit_board_info.xml --board ghrd_10as066n2_board_info.xml --bridge-removal all --clocksThis will generate the file ~/a10_soc_devkit_ghrd/ghrd_10as066n2.dts which a text representation of the Device Tree. 5. Use the Device Tree Compiler (dtc) to convert the device tree source to the binary format required to build Linux
$ dtc -I dts -O dtb -o socfpga_arria10_socdk_sdmmc.dtb ghrd_10as066n2.dtsThis will generate the file ~/a10_soc_devkit_ghrd/socfpga_arria10_socdk_sdmmc.dtb required by Linux to boot.
© 1999-2024 RocketBoards.org by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
This website is using cookies. More info.
That's Fine