RocketBoards- Home
- Documentation
- Community
- Projects
- Boards
- Agilex 5 SoC
- Agilex 7 SoC
- Arria 10 SoC
- Nallatech 385A - Arria 10 FPGA Network Accelerator Card
- Nallatech 385A-SoC Accelerator Card with Arria 10 FPGA
- ALARIC Instant DevKit ARRIA 10 SoC FMC IDK by REFLEX CES
- Altera Arria 10 SoC Virtual Platform
- Altera Arria 10 SoC Board
- Nallatech 510T compute acceleration card with Intel Arria 10 FPGA
- REFLEX CES Achilles Arria 10 SoC SOM
- Terasic Arria10 SoC Board : HAN Pilot Platform
- Arria V SoC
- Cyclone V SoC
- Altera Cyclone V SoC Board
- Arrow SoCKit User Manual - July 2017 Edition
- Arrow SoCKit User Manual - November 2019 Edition
- Arrow SoCKit Evaluation Board
- Atlas-SoC Development Platform
- Critical Link MitySOM-5CSx Development Kit
- Cyclone V Ethernet driver problems
- DE10-Nano Development Board
- Terasic DE10-Standard Development Kit
- Devboards DBM-SoC1 module
- Devboards DBM-SoC2 module
- EBV SoCrates Evaluation Board
- Enclustra Mercury SA1 SoC Module
- Enterpoint Drigmorn 5
- Enterpoint Larg 2
- Altera Cyclone V SoC Development Platform
- Mpression Helio SoC Evaluation Kit by Macnica
- Mpression Sodia Evaluation Board by Macnica
- ARIES Embedded - MCV System on Module
- Mpression Borax SOM Module and Development Kit by Macnica
- Enterpoint Mulldonoch 3
- Networked Pro-Audio FPGA SoC Development Kit by Coveloz
- NOVPEK™CVLite
- NOVSOM®CV
- NOVSOM®CVLite
- NovTech IoT Octopus™
- NovTech NetLeap™
- Enterpoint Raggedstone 4
- Solectrix SMARC compliant System-on-Module
- Terasic DE1-SoC Development and Education Board
- Stratix 10 SoC
- Find a Board
- News
Documentation
Recent Changes
- Intel FPGA HPS Embedded Software Release Notes
-
Building Bootloader for Stratix10
Building latest bootloaders for Stratix 10 SoC Devices -
Building Bootloader for Agilex 7
Building latest bootloaders for Agilex 7 SoC Devices -
Stratix10 Configuring FPGA Fabric From Linux
Configuring FPGA fabric from Linux with device tree overlays
-
Agilex 7 Configuring FPGA Fabric From Linux
Configuring FPGA fabric from Linux with device tree overlays
Table of Contents
Information on the Enclustra Mercury SA1
Information on the Enclustra Mercury SA1
Technical data
- Altera Cyclone® V ARM® Processor-based SoCFPGA
- ARM® dual-core Cortex™-A9
- Altera Cyclone V 28 nm FPGA fabric
- Small form factor (56 × 54 mm)
- 150 user I/Os
- 16 ARM peripheral I/Os (SPI, SDIO, CAN, I2C, UART)
- 134 FPGA I/Os (single-ended, differential or analog)
- 6 MGTs (3.125 Gbps)
- Up to 4 GByte DDR3L SDRAM
- Up to 128 MByte Quad SPI flash
- PCIe® Gen1 x4
- Gigabit Ethernet
- USB 2.0 host/device
- 2 × CAN, 2 × UART, SPI, 2 × I2C, SDIO/MMC
- 5 to 15 V supply voltage
Block diagram
Images
Top
Bottom
References
http://www.enclustra.com/en/products/system-on-chip-modules/mercury-sa1/ http://www.enclustra.com/en/products/system-on-chip-modules/mercury-sa2/
© 1999-2024 RocketBoards.org by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
This website is using cookies. More info.
That's Fine