RocketBoards- Home
- Documentation
- Community
- Projects
- Boards
- Agilex 5 SoC
- Agilex 7 SoC
- Arria 10 SoC
- Nallatech 385A - Arria 10 FPGA Network Accelerator Card
- Nallatech 385A-SoC Accelerator Card with Arria 10 FPGA
- ALARIC Instant DevKit ARRIA 10 SoC FMC IDK by REFLEX CES
- Altera Arria 10 SoC Virtual Platform
- Altera Arria 10 SoC Board
- Nallatech 510T compute acceleration card with Intel Arria 10 FPGA
- REFLEX CES Achilles Arria 10 SoC SOM
- Terasic Arria10 SoC Board : HAN Pilot Platform
- Arria V SoC
- Cyclone V SoC
- Altera Cyclone V SoC Board
- Arrow SoCKit User Manual - July 2017 Edition
- Arrow SoCKit User Manual - November 2019 Edition
- Arrow SoCKit Evaluation Board
- Atlas-SoC Development Platform
- Critical Link MitySOM-5CSx Development Kit
- Cyclone V Ethernet driver problems
- DE10-Nano Development Board
- Terasic DE10-Standard Development Kit
- Devboards DBM-SoC1 module
- Devboards DBM-SoC2 module
- EBV SoCrates Evaluation Board
- Enclustra Mercury SA1 SoC Module
- Enterpoint Drigmorn 5
- Enterpoint Larg 2
- Altera Cyclone V SoC Development Platform
- Mpression Helio SoC Evaluation Kit by Macnica
- Mpression Sodia Evaluation Board by Macnica
- ARIES Embedded - MCV System on Module
- Mpression Borax SOM Module and Development Kit by Macnica
- Enterpoint Mulldonoch 3
- Networked Pro-Audio FPGA SoC Development Kit by Coveloz
- NOVPEK™CVLite
- NOVSOM®CV
- NOVSOM®CVLite
- NovTech IoT Octopus™
- NovTech NetLeap™
- Enterpoint Raggedstone 4
- Solectrix SMARC compliant System-on-Module
- Terasic DE1-SoC Development and Education Board
- Stratix 10 SoC
- Find a Board
- News
Projects
Similar topics
- DE0-LED Example
-
🤖 rsyocto: Embedded Linux developed for Intel (ALTERA) SoC-FPGAs
Embedded Linux developed for for Intel Arria 10 and Cyclone V SoC FPGA
-
Android ICS - Altera Cyclone 5 SoC
Android ICS build (Binary) for Altera and Arrow Cyclone 5 SoC Development Kits
-
Fog removable hardware IP “Haze Reduction” on Cyclone V SoC FPGA
Demonstration of Haze Reduction image processing H/W IP on SoC FPGA
-
Demonstration of an image clarification technology on Sodia board
This is a sample implementation of our image clarification technology on Sodia board
Recent Changes
-
Intel® Agilex® 7 I-Series Transceiver-SoC Development Kit (4x F-Tile) System Example Design With IEEE1588 PTP (25GE/10GE 2-Port)
-
Multiprocessor Nios V/m system: creating your first GeMRTOS application
Quick Start Guide on how to create a multiprocessor system with Nios V processor and GeMRTOS support -
Setting up and Using Bridges on Agilex 7 SoC
-
Agilex 7 SoC With eMMC Storage On HPS
-
Stratix 10 SoC with eMMC Storage on HPS
Table of Contents
Android 4.3 image for DE1-SoC. Includes app that interfaces with FPGA to toggle LEDs.
Android 4.3 image for DE1-SoC. Includes app that interfaces with FPGA to toggle LEDs.
06 October 2016 - 08:27
|
Version 24
|
Michael Daum
| Demo, Example Design | Android, Cyclone V, Cyclone V SoC, DE1-SoC, MTL, Terasic
| Board: | TerasicDE1SoCDevelopmentAndEducationBoard |
|---|---|
| State: | running |
| Members: | KevinN |
Overview
This project provides an SD Card image containing the Android 4.3 operating system, designed for use with the Terasic DE1-SoC board. Once the image is loaded to an SD card it can be plugged into the Terasic DE1-SoC board, where upon powerup the ARM processor will boot up the Android OS. The FPGA is programmed automatically as part of the boot sequence. To use this Android image, the following are required:- DE1-SoC Board
- One of the following:
- Terasic MTL touch screen
- VGA Monitor + USB mouse
- MicroSD Card with 8GB capacity or greater
- The GPIO1 pins, to connect a Terasic MTL touch screen (as shown in the picture below).
- The VGA port, to connect any VGA compatible display.
Instructions
- Connect the MTL touch screen to the DE1-SoC board. If an MTL is not available, connect a VGA monitor and a USB mouse to the DE1-SoC board.
- Download the attached file DE1SoCAndroid4.3.tar.gz, and extract its contents. If the link below in the attachments section fails to download, you can download it here instead.
- Flash an SD card with the extracted image (.img file). Win32DiskImager is a free tool that can be used for this purpose.
- Toggle the MSEL switches on the back of the board to the MSEL[4:0]: 00000 position.
- Plug in the SD card to the DE1-SoC board and power the board on.
- Wait for Android to boot (1-2 minutes). Note that it will take about 1 minute before anything appears on the screen.
The "DE1SOC" Android Application*
An Android app called "DE1SOC" comes preinstalled in the image. This Android app was created to demonstrate Android app to FPGA communication. Shown in the picture below, the app has an interface that allows users to toggle the LEDs on the board, as well as read the value of the switches. These LEDs and Switches are connected to the FPGA's I/O pins, which are in turn connected to PIO IP cores that have been instantiated in the FPGA. These cores provide memory-mapped register interfaces which are made available to the ARM processor through the lightweight HPS-to-FPGA bridge. The Linux kernel's GPIO drivers are used to expose the pins as GPIO devices (in /dev/), providing a file-based I/O mechanism. The Android app is then able to read and write these files to read and write the values of the LEDs and switches.
Acknowledgements
- This project uses Chris Rauer's modified Linux kernel with added support for the Altera frame buffer.
- Thanks to Terasic Technologies who generously donated DE1-SoC boards and MTL screens, and provided us with the IP Core and Linux driver for the MTL's touch screen interface.
- This was a 4th year capstone project at the University of Toronto's Department of Electrical & Computer Engineering, with group members Kevin Nam, David Xie, and Steven Nesmith, under supervision of Prof. Stephen Brown.
© 1999-2024 RocketBoards.org by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
This website is using cookies. More info.
That's Fine